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Abstract
The purpose of this thesis is to develop a control system for superconducting 
cavities,  which  are  the  key  elements  of  linear  accelerators.  In  this  case  the 
cavities are resonant filters fed with an electromagnetic field at  1.3 GHz. The 
system works on the compensation of mechanical distortions with fast tuners. 
Mechanical distortions modify the resonance frequency of the cavities causing 
significant  inefficiency in  the  acceleration  process.  Typical  high  energy linear 
accelerators  consist  of  thousands  of  cavities  so  a  compensation  system  is 
required in order to avoid huge power losses. 
The first part of the thesis is the work I have done to understand the detuning 
sources, and the kind of controls needed for each source (described in chapter 
1). The second part is a survey of electronic boards that can achieve the goal 
with the lowest cost and high flexibility (chapter 2).   The next step of my work 
consists of the study of the processing needed for each kind of detuning sources 
(chapter 3), making it easy to develop, to modify, to test and to improve using 
LabView FPGA and MATHSCRIPT on an existing National Instrument system. 
Another important enhancement that is achieved is to speed up the transfer of  
data to the FPGA through the FIFO block of LabView by modifying the codes 
written  for  hardware  implementations  using  VHDL,  C++,  and  LabView 
programming
Finally tests on a real cavity show a good detuning compensation.  
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Chapter 1 – Introduction 
1.1 - Overview
This work is a small part of ILC project (International Linear Collider), a new kind 
of linear particle accelerator. The accelerators are machines used to accelerate a 
particles beam in order to study the results of the collisions to discover the nature 
of the matter.  There are many ways to accelerate particles, but RF cavities are 
one of the most common.  The elementary parts of the ILC accelerator are the 
TESLA cavities. 
  
Figure 1.1: An example of TESLA cavity  
The Tesla cavities are about 1 meter long and they consist of 9 cells of niobium; 
this  material  has  superconducting  properties  that  significantly  reduce  power 
consumption due to joule thermal dissipation. The superconducting effect needs 
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a very low temperature; therefore the system is cooled  by being submerged in 
Helium bath at 1.8 K during operation. 
The system can work either with RF pulse or in continuous wave. This work is 
done for pulsing operations. The typical field distribution in a cell is TM0n0 .
(a)             (b)
Figure 1.2: Field distribution in a cell(a). Electrical field and equivalent circuit of a cylindrical cavity 
The electrical field is maximum in the cavity longitudinal axis. The particle beam 
have  to  be  synchronous  with  the  RF  pulse  in  order  to  be  continuously 
accelerated.  The spacing between the cells, the RF frequency, and the relative 
phase of each cavity is chosen to get the maximum acceleration. These cavities 
are excited by a sequence of RF pulses at 1.3 GHz spaced 0.1 seconds; during  
each pulse a stream of particle bunches can be accelerated. This frequency is 
optimal for the acceleration efficiency of these cavities. The electrical behavior of 
the cavities is like a resonance filter at 1.3 GHz of central frequency with a very 
high quality factor (Q = 6103 × ) which allows to have a very narrow band around 
the central frequency (about 200 Hz). If for any reason the cavity gets deformed, 
the central frequency of the filter changes and the system efficiency decays. It is  
possible  to  create a  very  strong  electrical  field  by  exciting  the  electrical 
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resonance with an oscillating voltage. It means that an electron or proton coming 
in one end of the cavity leaves the other end with 35 MeV more kinetic energy 
than it came in with (if the cavity is filled of a field at 35 MV/m). An ever larger 
collision energy  is needed from the collision, in order to discover new kind of 
particles.  Therefore it  is  very important  to  compensate  any source of  energy 
wasting in order to cut cost and improve acceleration efficiency. 
Figure 1.3: Cryomodule
The  cavities  are  arranged  in  groups  of  eight  and  they  are  put  inside  the 
Cryomodules. At the end of the ILC project several Cryomodules will be placed in 
cascade to sum the contributions of each individual cavity. Two very long “arms” 
(10 Km) will be placed  in front of each other in order to have a high collision 
energy with a total center of mass energy between 500 and 100 GeV. 
Each cavity has two kinds of tuning systems: the first one is a slow tuner and the 
second one is a fast tuner. The slow tuner uses a stepper motor to set static  
operating  frequency;  this  essentially  compensates  for  the  change  of  cavity 
dimensions due to the cooling process from room to cryogenic temperature. The 
fast tuner uses piezo actuators to compensate the time dependent detuning. The 
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control system must determine the detuning of the cavity, calculate the optimum 
waveform for the compensation and drives the piezo actuator to keep cavity in 
tune during RF pulse. 
The main purpose of this thesis is to develop a control system for the detuning 
caused by Lorentz force on the cavity walls and pressure fluctuations. A second 
purpose is to develop a control system for the microphonic noise compensation. 
After compensation the residual detuning of the cavities should be 20 Hz or less 
at an accelerating gradient of 35 MV/m.
1.2 - Description of the Piezostack Actuator
The most important actuator for the system is the piezo stack located on the 
cavities.
 
Figure 1.4 Piezostack on cavity
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This kind of piezo actuators are commercially available and they are usually used 
at room temperatures (RT) but we need to work at cryogenic temperature (CT) 
so these actuators are used with  a reduced stroke than at RT (6-10% of RT 
stroke).
The keys features of those piezo actuators are: 
1) Resolution:    100
1
 nm 
 However the resolution is limited by the noise characteristic of the power supply.
2) Polarity: the polarity in general is only positive (0 to 150 V), but a very little 
negative polarity is allowed (<10% of the maximum voltage). 
3) Resonant frequency: typically 5-50 KHz
The piezo actuators usually are oscillating mechanical systems. The value which 
characterizes the dynamic behavior of the piezo is the resonant frequency.  The 
resonant  frequency depends by the stiffness and mass distribution within  the 
actuator. 
The rise  time depends on the  resonant  frequency,  so  this  parameter  is  very 
important for the description of the dynamic behavior of the piezo. 
4) Capacitance: a piezostack actuator consists of thin ceramic plates as dielectric 
and electrodes.   This  is  a  system of  parallel  capacitors.  Typical  capacitance 
values are 60 nF for the high voltage actuators. 
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Figure 1.5: An example of piezostack structure.
The very high resolution of the piezoelectric actuators allows the use of these 
devices on the nm-positioning field. That is why they can be used in this project. 
However, there are some problems with the hysteresis which makes the voltage 
and motion relation not unique.  
Figure 1.6: An example of Hysteresis curve at room temperature
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This  is  something  to  consider  whether  a  high  resolution  or  repeatability  are 
necessary for the application.
Another important source of disturb is the noise on the power supply. A voltage 
fluctuation of the power supply ∆U means a mechanical movement ∆x. That is 
why usually a low noise power supply is used for this kind of applications.
The  typical  inner  resistance  is  about  1010  Ω,  so  there  are  no  high  current 
problems  in  static  or  semi-static  applications  but  they  may  occur  in  high 
frequency applications due to the piezoelectric capacity. It is an important factor 
to consider for the piezoactuators reliability.  
1.3 - Description of the sources of detuning
There are three principal sources of mechanical distortions:
1) Lorentz force detuning
2) Microphonics
3) Pressure Fluctuations due to the helium bath
The Lorentz force detuning is due to the RF pulse used to feeds the resonant  
filter:  the  electromagnetic  field  inside  the  cavity  interacts  with  the  induced 
currents on the cavity wall causing a shape distortion (shrink, stretch, bend of the 
filter body). These deformations bring the system out of the resonance zone and 
then the accelerating efficiency drops.   
It is possible to increase the cavity wall thickness to improve the rigidity but it  
causes  less  cooling  efficiency and  then  a  bigger  power  consumption  than  a 
thinner wall cavity. It is necessary to find a compromise for this trade off. 
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The detuning strongly depends on the electrical field gradient. LF can detunes 
the cavity up to 400 HZ, a twice of the cavity bandwidth, with an accelerating 
gradient of 25 MV/m. 
The  LF  detuning  effect  is  the  same  from  pulse  to  pulse  and  then  it  is  a 
deterministic phenomenon so the compensation can be accomplished by a feed-
forward control system . 
The microphonics sources are the external vibrations (car traffic, seismic noise 
and  other  vibration  sources).  It  requires  a  fast  feedback  loop  because  the 
microphonics noise have a typical mechanical bandwidth of 1 Khz.    
The pressure fluctuations are due to the pressure changes in the vessel where 
the cavities are cooled down. Those fluctuations are very slow (bandwidth << 1 
Hz). This kind of disturb is compensated with a slow feedback loop.  
The last two kinds of disturbances are stochastic, so the processing is different 
than the processing for the Lorentz force detuning. 
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Chapter 2 – Old system and new solutions
2.1 - Old System description
The old system has been developed on a PXI-1042, National Instruments crate 
equipped with PXI-7833R (FPGA 3M gates Virtex II (40MHz),analog I/0 16 bit 
resolution sampling rate up to 200 KHz, output update rates up to 1 MHz and 96 
digital lines), PXI-8105 (2.0 GHz Intel Core Duo T2500 dual-core processor) and 
PXI-6289 acquisition board.
Figure 2.1: An example of PXI-1042 crate and plug-in module
This  solution  uses a course version  of  a  LabView program.  This  program is 
composed  of  a  CPU  part  and  a  FPGA  part.   The  CPU  part  gets  the  data 
manually and load them on the FPGA memory.  It  basically uses the LabView 
FPGA  interfaces  for  the  CPU/FPGA  communication.  The  FPGA  part  uses 
LabView HDL node, which have a core of low level VHDL code. The VHDL code 
implements  two  principal  components:  a  FIR  filter  used  for  the  microphonics 
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compensation  (It  was  not  working)  and  a  playback  block  which  repeats  the 
Lorentz force detuning waveform each trigger pulse. 
It  is  possible  to  add  an  offset  to  the  output  signal  to  compensate  the  time 
independent component of the distortion.
This system has been repaired and completed because of urgent need of tests 
on the real cavity. 
2.1.1  -  Description  of  the  control  system  (LF  and  Pressure  
compensation)
The control system drives a power amplifier and stepper motors. The amplifier 
drives  the  piezo  stacks  of  the  fast  tuner.  Those  components  are  used  to 
compensate the shape distortion of the cavity. 
The stepper motor is currently set before to start the activity on the cavities; it is  
switched off during the operations.
The following figure shows the block diagram of the whole system. 
Figure 2.2: Block Diagram of the whole system (In blue there’s the control system developed in 
this thesis)
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The Control system has a principal input from the LLRF system (Low Level RF). 
The LLRF system acquires all the data from the cavity and converts the analog 
RF signal to a digital information. The signal contains data about cavity states 
and   control  information.  Another  important  I/O  to  consider  for  future 
developments is the AcNet Network.
The AcNet is a network used at Fermilab to create the possibility of monitoring 
and  synchronization  of  all  the  electronic  systems  through  a  common 
communication standard. 
In this thesis I work only on the fast tuners so the only one output is the power 
amplifier and then the piezoactuators.
The system calculates the optimum waveform for the detuning compensation and 
drives the power amplifier.
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2.1.2 - Description of the control system (Microphonics distortions)
The microphonics control system works in feedback loop because microphonics 
is a stochastic process. The reaction chain input can be contained in the LLRF 
digital signal or can be acquired directly from a sensor situated in the cavity, then 
the system must be able to handle digital and analog input. The signal is from an 
accelerometer situated in the cavity or from a piezostack used as sensor. The 
output is sent to the power amplifier (the signal is summed to the LF waveform 
and the offset).
The optimum waveform processing algorithm is still in development. The idea is 
to  create  an  adaptive  filter  which  gives  the  opposite  phase  and  the  same 
amplitude of  the input  signal  in  order  to  erase all  the frequency peak of  the 
mechanical vibrations.   
Figure 2.3 Block diagram of Microphonics feedback system.
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2.2 - Description of the thesis's targets
The existing system is too expensive; it costs around 10K$ per cryomodule and 
the accelerator will have thousands of cavities so the cost will be too high.
Therefore the main target is the feasibility study on cheaper boards. 
The system requirements are:
1) The system must  communicate through the AcNet network
2) The system must receive a digital signal (maximum bit rate 1.15 Mbit/s) 
from the LLRF crate
3) The system must have at least one CPU for the waveform processing and 
for communication and driving management.
4) The  system  must  be  equipped  of  enough  outputs  to  drive  a  whole 
cryomodule. 
2.2.1 - Cost Analysis
A low system price is required for an industrial distribution. Nowadays the price is 
too high. The next step is to find a good trade off between the costs and the work  
complexity.  The last step, later than this thesis, will be to get the lowest price 
board for manufacturing. 
The design method has to be focused on  re-usability,  in order to make easy 
each step. 
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Figure 16: The costs road predicted.
  
The work done in this part is to make a spreadsheet about all the characteristics 
and costs of the possible solutions.
The most interesting solutions are:  
-Single  Board  RIO  (SbRIO)  of  National  Instruments.  It  is  easy  to  develop 
because the old code is from a NI board.
-The  processor  VIA  Eden  on  a  fanless  motherboard  and  the  FPGA  board 
Nexys2. This is the cheapest solution and it is possible to keep the CPU part of 
the old Labview code. The FPGA is programmed through low level VHDL.  
Both these solutions can satisfy the entire requirements.  
The  other  solutions  have  problems like  a  big  development  time,  license  too 
expensive or interface problems. 
The old Labview license can be used for this project and it is a good start to cut  
the costs. 
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2.2.2 - SbRIO Description 
Figure 2.4: Picture of sbRIO
The single  board  RIO is  a  prototyping 
board of the National Instruments. It has 
a  Freescale  real-time  processor  at  a 
frequency  of  400MHz  and  a  2M  gate 
Xilinx  Spartan-3  FPGA  (40  MHz  main 
clock).  Moreover  it  has  up  to  128  MB 
DRAM  and  256  MB  of  nonvolatile 
storage,  RS232  ports  very  useful  for 
expansions  with  plug-in  boards, 
Ethernet port useful for the 
.
communications with the other systems.  It is completely programmable through 
LabView. It is not possible to get only one piece of any kind of SbRIO . Therefore  
NI  provides an evaluation board (RIO-EVAL-101)  with  a little  daughter  board 
(EVAL-RIO-02) which provides I/O ports. 
The I/O characteristics are:
Analog Input (sbRIO-961x/963x/964x only)
Number of channels............................ 32 single-ended or 16 differential
ADC resolution.................................... 16 bits
Conversion time .................................. 4 μs (250 kS/s aggregate)
Nominal input ranges ......................... ±10, ±5, ±1, and ±0.2 V
Analog Output (sbRIO-963x/964x only)
Number of channels............................ 4
DAC resolution.................................... 16 bits
Update time (one channel) ................. 3 μsOutput range ....................................... ±10 V
For more details see at www.ni.com. 
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2.2.3 - Via processor + Nexys 2 Description
Figure 2.5: Fanless board VIA Eden 
The  fanless  board  is  equipped  with  a 
VIA Eden CPU 1.2 GHz, and the power 
consumption  is  only  7W.  It  is  also 
equipped  with  two  Ethernet  plugs,  six 
USB  connectors  and  the  plugs  for 
mouse,  monitor  and  keyboard.  The 
operative system is Windows XP so it  is 
possible to run a Labview executable file 
on this cpu. 
Figure 2.6: Nexys2 FPGA.
The NEXYS2 works  at  a  frequency of 
50 MHZ and it  has a Xilinx  Spartan-3 
1200K gate on board. Moreover  it  has 
USB  connectors  useful  for  the 
communication  with  the  fanless  board 
and the PMOD connectors used to add 
daughter  boards  for  the  D/A  and  A/D 
conversion. 
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PMOD 
Figure  2.7:  PMOD,  plug  in  of  Nexys2 
board.
The PMODs are  inserted  on the  Nexys2 
board into the connectors.  They increase 
the features of the FPGA system. 
We use DAC and ADC; the resolution of 
both the converter is 12 bits.  They are a 
good start to try the device. 
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Chapter 3 - Processing
3.1 - Lorentz force & Pressure compensation general description
The LF and pressure compensation processing is divided in two main parts. The 
first  one  is  the  Steady  State  Operation  and  the  second  one  the  Startup 
Procedure.
Steady State Operation
During operation the major task of the CPU is monitoring the detuning of the 
cavity  and  control  the  piezo  bias  voltage  to  compensate  for  liquid  helium 
pressure fluctuations. 
The detuning of the cavity can be determined by transforming the envelopes of 
the  forward  and  probe  signals  into  the  frequency  domain  and  using  a  least 
squares fit to determine the step for the interpolation (the forward signal is the RF 
signal which is sent  to the cavity, the probe signal is the output of the cavity). 
During  tests  on  the  cavity  a  running  exponentially  weighted  average  of  the 
detuning is used to track resonance frequency changes and set the piezo bias 
voltage. 
Startup Procedure
When the cavity is first turned on or when cavity operating conditions change (for 
example the accelerating gradient) a procedure to determine the appropriate LF 
compensation waveform is performed. As the first step of the startup procedure, 
the DC bias on the piezo is set to half the full range of the actuator. The slow 
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stepper motor tuner is then used to bring the static cavity resonance frequency 
close to the target operating frequency.
This part is a course frequency scan. It is performed manually but in future we 
want to use AcNet communication to perform this work. The stepper motor is 
turned off after this operation in order to avoid a warming up of the cavity which 
can compromise the behavior of the system.
Once the slow tuner has brought the cavity close to resonance, the piezo DC 
bias is set to zero and some number (typically 10) RF pulses are recorded. The 
important thing is to have enough pulses  to make the average and reduce the 
noise. The number of pulses is arbitrary.  The bias is then increased by 10 volts 
and another set of pulses is recorded. 
This procedure is repeated until the full scale voltage of the piezo (100 V or 150  
V) has been reached. 
The RF pulse sent  to the cavity (Forward signal) and the output  signal (Probe 
signal) are measured. The function Probe/Forward versus phase is plotted.
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Figura 3.1: Probe/Forward signal versus Phase.
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Once the plotting operation is finished the phase at the peak has to be found.  
Now the piezo voltage versus phase is plotted  and the value at the optimum 
phase may be found. 
An interesting and important parameter to calculate is the detuning. It is an index 
of how far the system is from the resonance. The best formula which achieve this 
target is the following:
dP /dt=−halfi∗P2∗half∗F
Where P and F are the complex signals Probe and Forward, delta is the detuning 
and omega half is the half bandwidth around the resonance frequency. 
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Figure 3.2: Piezo Voltage versus phase
The piezo voltage at the optimum phase can be found through this graph.
Once the cavity resonance has been set the cavity is excited by a sequence of 
short (2ms), small amplitude (10 V) piezo pulses. One piezo pulse is sent for 
each  RF  pulse.  The  timing  of  the  piezo  pulses  respect  to  the  RF  pulse  is 
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systematically varied between 10ms before to 10 ms after the RF pulse in 1 ms 
increments. 
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Figure 3.3: RF Forward signal
This is the forward signal.  It is 
sent to the cavity's antenna. It’s 
formed  by  two  principal  parts: 
the  fill  zone  and  the  flap  top 
zone. 
The first one is used to fill  the 
cavity of field.  The second one 
is  used  to  accelerate  the 
particles  beam.  The  rest  is 
noise. The total duration of the 
pulse is 800 microseconds. 
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Figure 3.4: Probe signal at the output of cavity.
The information about the detuning is in the phase difference between forward 
and probe signal. The phase is the most sensitive way to measure the detuning 
of the cavity.
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Figure 3.5: An example of phase difference between forward signal and probe signal
The data collected in this way are used to construct a response matrix of the 
phase to piezo impulses of different delays. This matrix can be inverted and the 
inverted matrix can be used to calculate the piezo waveform that will best keep 
the cavity on resonance during the RF flattop. Once the piezo waveform has 
been  determined,  it  is  uploaded  into  a  memory.  The  processing  in  the 
development  system  consists  primarily  of  matrix  operations  and  Fourier 
transforms.  
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Figure 3.6: A plot of the pulses, one for each delay. The RF pulse arrives in the middle, about 40.  
It’s just a qualitative graph
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Figure 3.7: The colors are the magnitude, X-axis number of pulse, Y-axis delay.
The next operation is to subtract the mean difference phase to the difference 
phase between forward and probe signal.  
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Figure 3.8: Variation of difference phase between forward and probe signal. 
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Some delays have positive phase other delays have negative phase. If the piezo 
pulse comes before the RF pulse, it can change the phase positive or negative 
depending on the delay. If it comes after the RF pulse, it has no effect. Because 
each piezo pulse implies cavity vibration, and the measurements are done during 
the RF pulse. Therefore the effects of vibrations are not present if the piezo pulse 
arrives after  the RF pulse.  That  is  why for  the delays  which  the piezo pulse 
arrives after the RF pulse there are not big variations, only the vibration due to 
noise. 
The following graph (Figure 3.9) shows a plot of the phase between forward and 
probe signal versus the delay of the piezo pulse. In this graph is possible to see 
that when the piezo pulse is after the RF pulse the phase is almost constant.  
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Figure 3.9: Qualitative graph of the phase between forward and probe signal versus delays.
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The data may be processed with Matlab and the code can be used on LabView 
through Mathscript node.
The figure 3.10 shows the inputs (left) and outputs(right) of the HV amplifier for 
each delay. The first row of graphs shows the signals of the real system.  Some 
RF pulses at the beginning and at the end and when the delay is changed have 
no piezo waveform. In the real system one piezo pulse for each delay group is 
stored in a memory and it is sent to the actuator ten times. In order to have a 
more clear interpretation of the data, in the two graphs for the processing (the 
second row of graphs) the single pulse sent to the memory is drawn ten times so 
there’s a correspondence between each piezo pulse in input of HV amplifier and 
the respective output.  Furthermore where there are no piezo pulse for the RF 
pulse (the first and the last row in the real system graphs), the draw has been 
erased, so only the informative signals are collected for the processing.  
Figure 3.10: Matlab elaborations. 
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At this point we need to find the optimum waveform to send to the piezo actuator. 
For this purpose we have an array containing the phase response on the flattop 
to the RF signal alone(variable 0y ), another one containing the phase response 
on the flattop to the combined RF and piezo pulses(variable y) and the last one 
containing the amplifier input waveform for each RF pulse(variable  Vpiezo).
The linearity of the phase response to the piezo pulses is assumed
 ( y= y0∗V piezo ).
Inverting this equation the alpha parameter may be determinate. 
The linearity of the phase response to RF pulses is assumed.( y0=∗V forward ).
If we send a piezo waveform alPiezoOptimV  = - 1−α  * β  * forwardV  we will get y = 0
( 1−α * 0y  = alPiezoOptimV ).
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Figure 3.11: A qualitative example of alPiezoOptimV  waveform.
This waveform is stored in a memory and the signal is sent to the HV amplifier  
each RF pulse. 
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3.2 - Microphonics compensation general description
The  processing  of  the  microphonics  compensation  is  still  in  development  as 
mentioned in  cap 2 paragraph  2.1.2.  The key component  of  the system is a 
digital filter which reverse the phase of the noise signal and send the output to 
the piezo amplifier. Therefore the spectrum of the input signal has to be scanned 
in order to find the peaks in the frequency domain. Once the frequency peaks are 
detected, the CPU perform all the operations to calculate the filter taps. 
The  old  filter  was  a  FIR  filter.  Another  solution  could  be  an  IIR  filter.  The 
important for this thesis is to start to work on this problem. The best solution can 
be found in future developments. 
3.2.1 - FIR Filters 
FIR stands for Finite Impulse Response. The FIR filter implements a convolution 
between the taps and the input samples. 
Figure 14: FIR Filter block diagram
The output signal formula is )()(
0
∑
=
−⋅=
N
i
i itxcty .  The FIR filter needs a memory 
with enough space for the coefficients and one memory used to hold the samples 
of the input signal (it needs to charge a new sample each new cycle of sampling).
It’s a good solution because there are no closed loop so there are no problems of 
stability. 
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3.2.2 - IIR FILTERS 
IIR stands for Infinite Impulse Response. The block diagram of an IIR filter is:
 
Figure 15: IIR Filter block diagram
The output signal formula is )()()(
0
tvitybty
M
i
i +−⋅−= ∑
=
.  The difference respect a 
FIR filter  is that  it  works  using a reaction closed loop so some problem with 
instability may occur. The only one gain respect a FIR filter is that it needs a less 
number of taps for the same filter order and than a smaller memory is required. 
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Chapter 4 - Software Description
4.1 – General Description
The LabView software consist of two main parts: the Host part and the FPGA 
part. The Host works on the CPU, the other part works on the FPGA. Therefore a 
CPU/FPGA interface is implemented.  
Figure 4.1: Hardware and software placement.  
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4.1.1 - Host Part Description
The host part has three key components: two for the LF waveform and filter taps 
processing  and one for the FPGA memory samples loading.
The first part developed in this thesis is the memory driver. 
Figure 4.2: Data sender Labview code. 
This program reads data from a file and sends them to the FIFO. The FIFO is a 
first in first out memory stack located on FPGA and CPU memory. The FIFO has 
been configured as DMA and Host to Target communication; it means the CPU 
can perform the processing during the memory driving process and that we are 
interested to send data from the CPU to the FPGA. Dimension and data format 
can be configured inside the FIFO properties menu. 
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Figure 4.3: An example of FIFO Properties.
In order to use the FIFO in DMA configuration the Invoke Method has to be used 
in the host VI. 
Figure 4.4: Invoke method block
This block can be used to read and write the FIFO using the DMA so it doesn’t 
take CPU time. In this case the read function is not allowed because the FIFO is 
set as Host to Target so just the write function can be used. This Block needs a  
FPGA VI reference, it is a pointer to the FPGA VI inside the real FPGA and it can  
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read more than one element per time (4096 elements because the filter length is 
4k). 
The fully configured block is shown in figure 4.2 inside the first part of the flat 
sequence. 
Another important block of this host VI is the read/write control function.
 
Figure 4.5: Read/Write control function block
This block allows to read and write into controls and indicators of the FPGA VI. It  
needs just the FPGA VI reference and all the controls and indicators will appear 
below the pink part of the block (as you can see in figure 4.2).
The rest of the code is used for the synchronization. 
The taps and LF waveform processing is continuously in development so it is 
performed  through  Matlab  programming.  The  program  processes  the  input 
information from the cavity and writes the results on output files. Those files are 
sent in the FPGA memory through the data sender VI.
 
Figure 4.6: Mathscript node block.  
Mathscript node is a very simple block where is possible to write Matlab code. 
Inputs and outputs are inserted on the edges of the block. This node is very 
flexible then it is very easy to make any change.  
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4.1.2 - Fpga Part Description
The FPGA VI handles the incoming data from the CPU and contain the HDL 
node. 
Figure 4.7: Fpga VI program.
The FIFO read function is inside the case node driven by the host VI through a 
Boolean control (Program flag). This function can read only one element per time 
so it is inside a for cycle which repeat the reading procedure 4096 times. There is 
1 microsecond of delay between each cycle. 
  
Figure 4.8: FIFO read block
The read block needs to know which FIFO is used and how long is the timeout. 
Timeout is the number of clock ticks the function waits for available data in the 
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FIFO if the FIFO is empty. The output of this block is Element; it is sent to the 
HDL node. 
The HDL node is the most important part for the FPGA programming. 
Figure 4.9: An empty HDL node.  
The  HDL  node  contain  the  VHDL  code  for  the  FPGA.  Inside  this  node  the 
interface of the vhdl top level, the top level code and the names of the external  
files have to be indicated. External file means all the sub-VHDL used into the top 
level file. 
  
Figure 4.10: Input/Output declaration in the hdlnode properties.
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Figure 4.10 shows Input/Output declarations and which type of format they have. 
 
Figure 4.11: VHDL top level code in the hdlnode properties.
Figure 4.12: External file in the hdlnode properties.
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The rest of the LabView program handles the I/O of the HDL node. Some input 
and output are from physical lines of the FPGA board. The FPGA I/O handler 
allows to have an interface with those lines. 
Figure 4.13: FPGA I/O block. 
The physical I/O lines can be selected in this block and used inside the VI as 
normals controls inside LabView. 
This program hadles eight analog inputs from the sensors of the cavities used for  
the microphonics feedback loop, eight outputs for the piezo actuators, one digital 
input used for the trigger and one digital output that replicates this signal. 
LabView generates some CPU/FPGA synchronization signals: 
− LabView asserts a reset signal for the first time the program starts.
− HDL node  is  located  inside  a  while  loop.  The  loop  asserts  the  signal 
enable_in  which  indicates  that  is  possible  to  run  the  HDL  program 
procedures. 
− The HDL program asserts the signal enable_out at the end of its task.
− The while loop receives this signal and checks the input condition. If the 
loop  runs  again  it  asserts  the  signal  enable_clr.  HDL  node  deasserts 
enable_out after one clock cycle and the loop asserts enable_in again.
These operations continue until the loop condition is no longer verified and then 
the while loop stops. 
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VHDL code description
The VHDL program is a hierarchical code. There’s a top level entity (Wrapper) 
which  creates  two  main  sub  entities  for  each  channel:  Playback_Single  and 
Feedback_single. Therefore there are sixteen sub-blocks to be handled.  
Playback_Single handles the Lorentz force waveform.  Feedback_Single handles 
the microphonics compensation. Each block is identified through an univocal ID 
number (Device). Even ID numbers indicate LF blocks. Odd ID numbers indicate 
microphonics blocks. The samples are stored in the Xilinx dual port memories. 
The LF waveform samples are sent to a very simple smoothing filter. This filter 
interpolates two successive samples inserting their arithmetic mean between the 
two original samples. This operation is iterated five times for the LF waveform.
Figure 4.14: An example of interpolation
The output  signal  results  smoother  then the  high  frequency components  are 
erased. It is useful to avoid current peaks on the piezo actuators. The filter output 
is sent to the wrapper. 
The last  function  of  Playback_single  is  to  write  the  incoming samples  in  the 
memory block. This function is very simple: the memory enable is asserted each 
cycle  of  the internal  counter if  the external  signal  write_enable is active.  The 
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internal counter increase his value each clock cycle; it is used to synchronize  the 
operations inside the FPGA. The memory data_in and address connections are 
defined through the VHDL port map.
Feedback_single  implements  the  adaptive  filter  mentioned  at  chapter  2 
paragraph 2.1.2. 
The filtering operation needs two memory memory blocks: one  to store the filter 
taps and one to store the input signal samples. The taps memory is driven as the 
LF detuning memory. The signal memory gets a sample each 4096 clock cycles .  
The  sampling  frequency  is  around  12  KHz  (the  maximum  microphonics 
frequency is 1 KHz). The FPGA implements the discrete convolution between 
input and output signal (see chapter 3 paragraph 2.1) in 4096 cycle . The digital  
signal is shifted and resized in order to avoid the output signal wrapping; it is just  
a signal division which consider the samples sign.  
All connections between signals and ports  (write_enable,address and data_in 
from LabView) are defined in the VHDL port map. 
The output is sent a smoothing filter. It is the same of the LF block but it has two 
more level of iteration. 
At the end of the procedure the output of Feedback_single is sent to the wrapper.  
The wrapper sums the offset and the outputs of Playback and Feedback . The 
result signals are connected to the outputs of each channel.
A very simple enable generator creates the signals to write  exclusively in the 
memories of each channel. 
It encodes the device ID in a string of 8 bit, one bit for each channel. It asserts  
only the bit of the channel selected. Each bit of the string is connected to the 
Inhibit port of the correspondent channel, so only the memory of one channel per  
time can be written. 
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The channel directs the data on the LF memory or filter taps memory according 
to  the  device  ID.  If  the  ID  is  an  even  number,  it  indicates  LF,  otherwise  it 
indicates taps memory. 
The commented VHDL code is in the appendix A.
Figure 4.15: VHDL hierarchical architecture, the Feedback and Playback parts with the respective 
memory block are repeated eight times, one time per cavity.      
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4.2 - PXI Preliminary Test  (Microphonics)
Two FPGA channels have been programmed with samples of a Gaussian filter 
centered to a frequency of 150 HZ. One channel simulates the cavity behavior 
(resonant filter), the other one is the reaction chain. The goal  is to erase the  
noise effects. A signal generator creates a noise waveform which is sent to the 
cavity simulator. The channel1 output is the input of the programmable filter. The 
output of the channel2 is summed to the input noise with a very simple resistive  
adder. 
 
Figure 4.16: Block diagram of the circuit implemented for the preliminary test.
A DAQ board on the PXI crate acquire the Output signal (see figure 4.16). The 
reaction chain is programmable through a LabView software,  which allows to 
dynamically modify phase and amplitude of the filter. The program also shows 
the spectrum of the input and output signals. This test evidenced that is possible 
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damp out the noise effect of a factor 10.  If the gain of the reaction filter further 
increases, it creates instability. 
 
Figure 4.17: Front Panel.  
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Figure 4.18: Diagram block of test program.
Figure 4.19:Data sender, it is used to update the FPGA memory.
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4.3 – Transport of the code on cheaper boards
 
4.3.1 - sbRIO 
The sbRIO is a National Instruments board as the old PXI crate, so the transport 
of the code implies only to adapt the system I/O. 
It is possible to handle only two channels on the evaluation board because it has 
limited hardware resources.
4.3.2 - Fanless board + Nexys2
General description:
The transport of the code on these boards is complex because they are not NI 
solutions. The CPU part of the old program can be kept and used as executable 
file on the fanless board. Nexys2 must be programmed in VHDL on ISE 11.1 
Xilinx Tool. 
The  main  problem  is  the  communication  between  CPU  and  FPGA.  Digilent 
provides a lot of example programs and a dynamic library (DLL) which allows  to 
send and read bytes through USB, Ethernet or JTAG. A C++ dynamic library has 
been created in  order  to  adapt  the  Digilent  interface to  the  purposes of  this 
system. The DLL has been imported on LabView. The imported functions have 
been used for the communication.
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The FPGA program has been written connecting though a new top level file the 
old  VHDL program,  the  VHDL communication  interface  and the  PMOD DAC 
driver.  Digilent  provides  a  basic  VHDL  program  which  drives  the  D/A 
conversions. 
  
Detailed description (VHDL):
The tools  used are  ISE 11 Webpack for  the  development,  ModelSIM for  the 
simulations and ADAPT for the FPGA programming. 
Figure 4.20: ISE project example.
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Figure 4.21: Adapt interface
Figure 4.22: ModelSIM interface
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The FPGA program basically is a small state machine.
The new VHDL top level includes three principals blocks: the first one is the old 
hdlwrapper, the second one is communication interface handler and the last one 
is the DAC driver.
Figure 4.23: Block diagram of new VHDL program
 
The  last  two  blocks  have  been  made  modifying  two  programs  provided  by 
DIGILENT. The communication interface is a state machine which use a series of 
registers (dimension of each register: 1 Byte) to hold the data sent by the CPU. 
There are some signals used to synchronize the input and output data (astb, 
dstb,  write,  wait).  The  only  modification  to  the  example  program is  to  make 
available the current state of state machine and register contents through the 
entity declaration. These outputs are used  to manage the data written by the 
CPU. 
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The registers map of the communication interface is the following:
Address 0: Control register
Address 1: Device
Address 2: Offset MSBs
Address 3: Offset LSBs
Address 4: Data.
The three most significants bits of the control register are the inputs of the state 
machine. The most significant bit is the reset, the second one send the machine 
in the memory write state, the last one send the machine in the run state. 
The Device register indicates the destination of the data sent by the CPU; it has 
the same function of the LabView control in the version for the NI board. 
The LabView offset control  has been substituted with the two registers Offset 
MSB and Offset LSB. Now the CPU program must split most and less significant 
bits  of  the  offset  voltage  and  sends  them  in  the  two  registers.  They  are 
concatenated and sent to the hdlwrapper. The last register is used to hold the 
real data from the host.  
The last component is the DAC driver. DIGILENT provide a very simple state 
machine  which  drives  the  PMOD;  the  user  interface  is  very  simple:  it  is 
composed of a parallel data input, start and done signals for the synchronization. 
The PMOD interface is simple too,  it  has serial  data output,  divided clock(25 
MHz, the master clock is 50 MHz) and nSYNC used for the synchronization. This 
part of program basically get the parallel data and send them to a PISO register. 
The conversion stars when the signal /DONE is asserted (it is active low). See 
the code at the appendix A for further details.   
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The top level state machine has three states: Idle, Memory_write and Run. 
Figure 4.24: Top Level state machine.
In the Idle state the counters and signals are inactive. The CPU software must 
reset the state machine before each operation though the control register. It sets 
the current state on Idle. 
In the memory_write state, the first operation is to arrange the data in string of 2 
Bytes because it is the word length of the FPGA memory. The register used for 
the  communication  has  a  dimension  of  only  1  Byte.  Therefore  the  data  are 
concatenated using another 1 byte register (Hold register). The samples are sent 
to the memory each 2 bytes received. The system asserts a  flag and copies 
Data register on Hold register the first time it recognize a new data (through the 
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state of the communication interface block); it deasserts the flag, connects the 
registers on the memory input and active the write enable the second time. The 
MSB is into the Hold register, the LSB into the Data register.  The CPU must 
appropriately divide the samples before transmission. 
The  counter  which  drives  the  memory  address  is  increased  each  recorded 
sample. The samples recording continues until the counter reach the maximum 
value. 
This value can be configured using the “bitaddress” constant on the code. Once 
the counter is equal to the maximum value the state machine will back in the Idle  
state. 
In the Run state the system reads the signal DONE from the DAC. If DONE is on 
the logical level “1” it means the DAC is ready for a new conversion. Each time 
the DAC is ready, the state machine assert the Start signal and a new conversion 
starts. The Start signal is on until the DONE goes down. Once the start signal is 
down the signal next_cycle is asserted for a clock period and then the counter of 
the  hdlwrapper  which  drives  the  memory  address  is  incremented.  The 
hdlwrapper have been modified in order to synchronize the memory output with 
the DAC availability. The memory address increments only if the Next_cycle flag 
is asserted and not all the clock cycles as the previous version. The waveform is 
sent to the DAC until the CPU send a reset or write request. The signals from 
external sources, with a different clock, are synchronized through a simple digital  
circuit which uses two flip flop D with negate reset: the external signal is used as 
clock of the first FFD and the flip-flop input is connected to Vcc. The second 
FFD(it uses the master clock at 50 MHz) gets the output of the first one as input. 
The negate output of the last FFD is connected to the asynchronous reset of the 
first one. If there is a positive edge on the external signal, the circuit will have a 
one clock cycle pulse on the output.
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The only one exception in the Run state is for the first sample. The program 
usually  recognize  a  positive  edge  of  the  signal  DONE  to  synchronize  the 
conversions. In the first conversion obviously the signal DONE is stuck at one 
because the DAC was no busy in any previous conversion. It is present a flag 
which indicates if it is the first conversion on the Run state. If this flag is active  
the START signal is asserted as well and the flag is de-asserted. Each times the 
machine is reset this flag is asserted otherwise it is at zero. The pin assignment  
can be made through the UCF file. The syntax is very simple:
NET "name of I/O"  LOC = "Name of the physical location"  ;  
The UCF file has to be added in the project. 
Figure 4.25: Memory write cycle. 
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Figure 4.26: Run cycle. 
Detailed description (CPU part):
The CPU program must drive the state machine on the FPGA and it must send 
the processed samples on the NEXYS2 memory. The DIGILENT provides the 
Dynamic  library  dpcutil.dll  which  gives  the  basic  commands  to  create  a 
communication channel and use it for data transferring. It also provides a c++ 
example  program  which  has  been  used  to  extract  a  simple  code  for  the 
communication. 
This code has been used to create two DLLs, one to write only 1 Byte per times 
in one specified address of the FPGA buffer (used for the state machine driving)  
and one to write a stack of data in the same specified address (used to send 
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samples in the FPGA memory). The DLL creation is very simple, it is made using 
a  DLL  project  on  Visual  C++  2008.  It  needs  just  to  put  the  command 
“__declspec(dllexport) function prototype in a header “.h”  file and includes it on 
the main c++ program. See the code on the appendix for further details. Once 
the DLLs have been created they have been imported on LabView using the DLL 
import tool. It is possible to find the nodes which implements the c++ functions in 
the FPGA menu the VI file. The nodes are used to create a Labview program 
which substitute the previous version for NI boards. 
 
Figure 4.27: LabView DLL import tool.
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Figure 4.28: LabView Menu
Figure 4.29: Example of imported DLL. 
We  decided  to  stop  the  cheap  solution  development  whiteout  microphonics 
compensation because all the goals have been reached. The information about 
how to work on this solution  are known. 
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4.4 – Comparison 
The National Instruments solution resulted to be very fast to develop, so it is very 
good for short term tests. The limited memory is not a big problem because the 
tests are on single cavity so it is not necessary to drive 8 channels; anyway the 
solution used is an evaluation board. Once the project is ready this problem can 
be solved buying a big number of regular boards which have enough resources.
About the cheaper solution, it  seems achievable move the control  system on 
these devices although it needs much more work than the previous solution. The 
system  has  been  programmed  for  a  single  channel,  but  eventual  memory 
problems can be solved using the external 16 Mbyte memory present on the 
board. 
This  last  solution is  very good for a  large scale use on the final  accelerator, 
because the price is three times lower than the NI solution, but it is not the best 
solution for short term tests because each change needs low level VHDL and 
C++ programming.  
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Chapter 5 - TEST 
The program has been tested on a real cavity with two piezo actuators on the 
fast tuner. 
The LLRF board provides the trigger signal. It has a positive edge 10 ms before 
the RF pulse. It allows to send piezo pulses for the processing as mentioned in 
the chapter 3. 
The RF signals (forward,probe and reflected) need a calibration because they 
are from long connections and different systems. 
The processing and calibration are performed by these MATLAB programs:
Bias Scan
%This Program get data of Bias Scan test and give a map of the detuning 
%for each bias point in time domain. 
%
 
close all;
 
% This part just get the data from a file
if ~exist('datas','var')
    datas = load('Bias33MV-03.lvm');
    datas = reshape(datas,4096,100,12);
    datas = datas(1:1000,:,2:9);
    datas = permute(datas,[1,3,2]);
end
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
 
%Handle input data and split I/Q component in vectors, one vector per 
each signal 
reference = squeeze(datas(:,1,:)+i*datas(:,2,:));
forward = squeeze(datas(:,7,:)+i*datas(:,8,:));
probe = squeeze(datas(:,5,:)+i*datas(:,6,:));
reflected = squeeze(datas(:,3,:)+i*datas(:,4,:));
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figure(1);plot(abs(forward)),title('Forward');
figure(2);plot(abs(probe)),title('Probe');
figure(3);plot(abs(reflected)),title('Reflected');
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
%Find index for each part of forward signal: Power on zone, Flattop and
%decay.
iPower  = find(abs(mean(forward,2))>0.25*max(abs(mean(forward,2))));
iFlattop 
=find((abs(mean(forward,2))>0.25*max(abs(mean(forward,2)))).*(abs(mean(
forward,2))<0.75*max(abs(mean(forward,2)))));
iDecay = max(iPower)+(1:2*length(iPower));
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
%Calibration: it finds the coefficient in the equation of energy 
%balance in the decay zone (Only reflect and Probe are present) 
%It compensate crosstalking error on Forward signal in the same part
%(Forward is 0 in decay zone but for crosstalking error a little signal 
%is
%present)
%At the end the phases of all the signals are referred at the Forward. 
alpha = 
-sum(sum(probe(iDecay,:)'*reflected(iDecay,:)))/sum(sum(probe(iDecay,:)
'*probe(iDecay,:)));
reflected = reflected/alpha;
beta = 
sum(sum(reflected(iDecay,:)'*forward(iDecay,:)))/sum(sum(reflected(iDec
ay,:)'*reflected(iDecay,:)));
forward = forward-reflected*beta;
prsum = probe+reflected;
gamma = 
-sum(sum(prsum(iPower,:)'*forward(iPower,:)))/sum(sum(prsum(iPower,:)'*
prsum(iPower,:)));
forward = forward/gamma;
phi = exp(-i*(angle(sum(sum(forward(iPower,:))))));
forward = phi*forward;
probe = phi*probe;
reflected = phi*reflected;
figure(7)
semilogy(abs([ forward forward+probe+reflected]))
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
% sign correction
probe = -probe;
reflected = -reflected;
s = forward-probe-reflected;
59
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
%svd filter for dP/dt component of detuning equation
dt = 1/100e3;
P = probe;
F = forward;
dP = diff([probe(1,:);probe])/dt;
[u d v] = svd(dP);
d(6:end,:) = 0;
dP = u*d*v';
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%Detuning calculation
y = real(conj(P(:)).*dP(:));
x = real([ -conj(P(:)).*P(:) 2*conj(P(:)).*F(:)]);
a = inv(x'*x)*x'*y;
plot([reshape(y,1000,100);reshape(x*a,1000,100);reshape(y-
x*a,1000,100)]);
 
delta = -conj(P).*(dP-a(2)*F-a(1)*P)/2/pi;
 
staticDetuning = imag(delta);
 
figure(8)
surf(imag(delta(min(iPower):max(iDecay),:)));
xlabel('Voltage');
ylabel('Sample');
zLabel('Detuning');
 
figure(9);
plot(sum(abs(imag(delta(iFlattop,:))).^2))
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
60
Figure 5.1: Detuning map from Bias Scan.
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Delay Scan
%This  Program  get  data  of  Delay  Scan  test  and  give  a  map  of  the 
detuning 
%for each delay point in time domain and calculate the optimum LF 
detuning 
%compensation waveform
 
 
% Get data from file 
if ~exist('zDelay','var')
    zDelay = load('DelayScan33MVV-01.lvm');
    zDelay = reshape(zDelay,4096,101,13);
    nPulses = 101;
end
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
%Handle input data and split I/Q component in vectors, one vector per 
each
%signal 
z = permute(zDelay,[1,3,2]);
zPiezo = z(:,10:end,:);
z = z(1:1000,2:9,:);
forward = squeeze(z(:,7,:)+i*z(:,8,:));
probe = squeeze(z(:,5,:)+i*z(:,6,:));
reflected = squeeze(z(:,3,:)+i*z(:,4,:));
figure(1);plot(abs(forward)),title('Forward');
figure(2);plot(abs(probe)),title('Probe');
figure(3);plot(abs(reflected)),title('Reflected');
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
%Find index for each part of forward signal: Power on zone, Flattop and
%decay.
iPower = find(abs(mean(forward,2))>0.25*max(abs(mean(forward,2))));
iFlattop = 
find((abs(mean(forward,2))>0.25*max(abs(mean(forward,2)))).*(abs(mean(f
orward,2))<0.75*max(abs(mean(forward,2)))));
iDecay = max(iPower)+(1:2*length(iPower));
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
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%signal calibration using coefficient calculeted with bias processing
reflected = reflected/alpha;
forward = forward-reflected*beta;
forward = forward/gamma;
forward = phi*forward;
probe = phi*probe;
reflected = phi*reflected;
figure(7)
semilogy(abs([ forward forward+probe+reflected]))
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
%sign correction
probe = -probe;
reflected = -reflected;
s = forward-probe-reflected;
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
%svd filter of dP/dt
dt = 1/100e3;
P = probe;
F = forward;
dP = diff([probe(1,:);probe])/dt;
[u d v] = svd(dP);
d(6:end,:) = 0;
dP = u*d*v';
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
%detuning calculation 
y = real(conj(P(:)).*dP(:));
x = real([ -conj(P(:)).*P(:) 2*conj(P(:)).*F(:)]);
plot([reshape(y,1000,nPulses);reshape(x*a,1000,nPulses);reshape(y-
x*a,1000,nPulses)]);
df = -imag(conj(P).*(dP-a(2)*F))./(conj(P).*P)/2/pi;
figure(8)
surf(df(iFlattop(3:end),:));
figure(11)
plot(mean(df(iFlattop(3:end),:),2));
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
% Optimum Waveform for LF detuning compensation
y = df(iFlattop(5:end),:);
ny = size(y,1);
x = squeeze(zPiezo(1:ny,4,:));
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A = y*x'*inv(x*x'+2.4e17*eye(ny));
y0 = mean(y(:,60:end),2);
x0 = inv(A'*A+1e-7*eye(ny))*A'*y0;
rho= (y0'*A*x0)/(y0'*y0);
x0 = -x0/rho;
x0(end+1:4096) = 0;
figure(9)
plot([y0 -A*x0(1:ny)]);
figure(10)
plot(x0(1:ny))
save x0.txt x0 -ascii
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
These  functions  (calibration,  Bias  scan,  Delay  scan)  have  been  written  in  a 
MathScript  node  inside  LabView,  and  the  data  are  acquired  through  a  DAQ 
assistant. The signals sent by the monitoring system are modulated I/Q.
The target is to have phase and amplitude of the Probe signal flat during the 
flattop of the Forward power:
 
dP /dt=−halfi∗P2∗half∗F
(the formula used to calculate the detuning)  
If the cavity is in resonance delta is equal to zero then the formula in resonance 
become:
dP /dt=−half∗P2∗half∗F
and during the flattop the goal is to have a constant Probe signal, because it is  
the field inside the cavity which accelerate the beam then the derivative of P 
have  to  be  as  close as  possible  to  zero  (amplitude and phase flat)  and the 
acceleration have to be as constant as possible. 
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The situation before the compensation procedure was the following:
Figure 5.2: Probe phase and amplitude whiteout compensation
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The situations after the compensation procedure was:
Figure 5.3: Probe signal after compensation. 
As far as the monitoring system has shown about the probe signal the test gave 
a good result.
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 Figure 5.4: Horizontal test device.
Figure 5.5: Low Level RF output.
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Figure 5.6: Cavity under test.
Figure 5.7: Klystron and Pisa INFN amplifier.
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APPENDIX A – VHDL and C++ code.
VHDL
Top level Nexys2 board (control) :
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Control is
    generic(
--Dimension of Memory Address register
bitaddress : integer := 12
);
    Port (
      clk : in  STD_LOGIC;
      --trigger signal used to synchorinize the system with 
--the RF pulse in the real cavity
trigger : in std_logic_vector(0 downto 0);
      trigger_out : out std_logic_vector(0 downto 0);
--communication and interface signals
pdb : inout  STD_LOGIC_VECTOR (7 downto 0);
      astb : in  STD_LOGIC;
      dstb : in  STD_LOGIC;
      Cwrite : in  STD_LOGIC;
Cwait: out STD_LOGIC;
D1 : out  STD_LOGIC;
      Nsync : out  STD_LOGIC;
      clock_out : out  STD_LOGIC;
--Test I/O which handle led and swhitches on FPGA board
--used only for test reasons. 
CrgLed : out std_logic_vector(7 downto 0); 
CrgSwt : in std_logic_vector(7 downto 0);
CrgBtn : in std_logic_vector(4 downto 0);
Cbtn : in std_logic;
Cldg : out std_logic;
Cled : out std_logic
);
end Control;
architecture Behavioral of Control is
component hdlwrapper is -- Filter/LF block handler
port
(
  clk : in std_logic;
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        reset : in std_logic;
  enable_in : in std_logic;
        enable_out : out std_logic;
        enable_clr : in std_logic;
  -- enable & write_enable are used to write data inside FPGA memory 
        enable : in std_logic_vector(0 downto 0);
        write_enable : in std_logic_vector(0 downto 0);
  device : in std_logic_vector(15 downto 0);
        nextcycle: in std_logic;
  -- address of memory driven by labview           
        address : in std_logic_vector(31 downto 0);
  -- input data memory from labview          
        data_in : in std_logic_vector(31 downto 0);
  -- eco of data_in           
        data_out : out std_logic_vector(31 downto 0);
  -- Input from sensor           
        u0 : in std_logic_vector(15 downto 0);
  -- Piezo_driving output          
        y0 : out std_logic_vector(15 downto 0);
  -- offset for each channel         
        offset0 : in std_logic_vector(15 downto 0);
  trigger : in std_logic_vector(0 downto 0);
        trigger_out : out std_logic_vector(0 downto 0)
);
end component;
component dpimref is --USB buffer communication block
Port (
 mclk : in std_logic;
   Data0 : out std_logic_vector(7 downto 0); -- Control
Data1 : out std_logic_vector(7 downto 0); -- OffsetHI
   Data2 : out std_logic_vector(7 downto 0); -- OffsetLow
Data3 : out std_logic_vector(7 downto 0); -- Device
   Data4 : out std_logic_vector(7 downto 0); -- Hold
buffaddress : out std_logic_vector(3 downto 0); --Buffer address  
state : out std_logic_vector(7 downto 0); -- state of FSM 
-- communication signals
pdb : inout std_logic_vector(7 downto 0);
   astb : in std_logic;
   dstb : in std_logic;
   pwr : in std_logic;
   pwait : out std_logic;
--
--Test signals
rgLed : out std_logic_vector(7 downto 0); 
rgSwt : in std_logic_vector(7 downto 0);
rgBtn : in std_logic_vector(4 downto 0);
btn : in std_logic;
ldg : out std_logic;
led : out std_logic
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--
);
end component;
component DA2RefComp is --PMOD driver block
Port ( 
     --General usage
       CLK      : in std_logic;    -- System Clock (50MHz)     
       RST      : in std_logic;
     
     --Pmod interface signals
       D1       : out std_logic;
       D2       : out std_logic;
       CLK_OUT  : out std_logic;
       nSYNC    : out std_logic;
        
     --User interface signals
       DATA1    : in std_logic_vector(11 downto 0);
       DATA2    : in std_logic_vector(11 downto 0);
       START    : in std_logic; 
       DONE     : out std_logic
              
        );
end component;
--block used to have a one clock cycle pulse from a positive edge 
--of the input signal(asynch)
component synchronize is
 Port ( clk : in  STD_LOGIC;
        asynch : in  STD_LOGIC;
        synch : out  STD_LOGIC;
        reset : in STD_logic);
end component;
--dummy signals 
signal data2dummy: std_logic_vector(11 downto 0);
signal D2dummy: std_logic;
signal laben_out: std_logic;
signal laben_clr: std_logic;
signal u0 : STD_LOGIC_VECTOR (15 downto 0);
   signal zeros : std_logic_vector(31 -bitaddress downto 0);
   signal ones :std_logic_vector(bitaddress - 1 downto 0);
   signal CrgLed_sig: std_logic_vector (7 downto 0);
--
--LabView fake signal
signal laben_in: std_logic;
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--for now it will be stucked at 1;
--signals for Filter and LF block.
signal We: std_logic_vector(0 downto 0);
signal En: std_logic_vector(0 downto 0);
signal nextcycle: std_logic;
signal y0_sig :std_logic_vector (15 downto 0);
signal y0_sigcontrolled : std_logic_vector(11 downto 0);
signal dataoutsig : std_logic_vector(31 downto 0);
signal offset : std_logic_vector(15 downto 0);
--signals from buffer
signal regControl :std_logic_vector (7 downto 0);
signal regOffsetHi :std_logic_vector (7 downto 0);
signal regOffsetLow :std_logic_vector (7 downto 0);
signal regDevice :std_logic_vector (7 downto 0);
signal regHold :std_logic_vector (7 downto 0);
signal buffaddress_sig : std_logic_vector(3 downto 0);
signal state_sig: std_logic_vector (7 downto 0);
--comodity register, flags and hold data register
signal DataHi : std_logic_vector (7 downto 0);
signal DataFlag: std_logic; 
signal FtFlag : std_logic;
signal NDflag : std_logic;
--signals for PMOD
signal convend: std_logic; -- Done 
signal start_sig: std_logic; -- start conversion
signal pmodready: std_logic;  --Done synch
signal notconvend: std_logic; -- used to find negative edge of done
signal notconv_synch: std_logic; -- above signal syncronizated
signal firstrun : std_logic; --flag of first time sending data to the 
DAC
--signal for address and data
signal regdevcompl: std_logic_vector (15 downto 0);
signal addcompl   : std_logic_vector(31 downto 0);
signal datacompl  : std_logic_vector(31 downto 0);
signal addressgen : std_logic_vector (bitaddress -1 downto 0);
--states declaration and states signal
type states is (Idle,Memory_write,Run);
signal curr_state: states;
signal next_state: states;
-- control signals
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signal c1,c2,c3 : std_logic;
-- synchronizated control signals
signal rtwsynch: std_logic;
signal reset: std_logic;
signal sendpmod: std_logic;
signal trigger_out_sig: std_logic_vector(0 downto 0);
-- flag data write on hold register
constant newdata : std_logic_vector (7 downto 0) := "01100001";
begin
laben_in <= '1';
ones <= (others => '1');
zeros <= (others => '0');
u0 <= (others => '0'); --used to stuck at 0 the FIR filter part non
                       --developed for the NEXYS 2 board
trigger_out <= trigger_out_sig; 
DataF <= DataFlag;
FtF <= FtFlag;
-- wrapper input registers
offset <= (regOffsetHi & regOffsetLow);
regdevcompl <= ("00000000" & regDevice);
addcompl <= (zeros & addressgen); 
datacompl <= (DataHi & regHold & "0000000000000000");
notconvend <= not convend;
-- controls from CPU:
c3<= regControl(7);  -- reset  128
c2<= regControl(6);  -- Fifo   64
c1<= regControl(5);  -- send data to PMOD 32
-- Process which change the state synchronously, and handle the reset 
from cpu
CHANGE_STATES: process(clk,reset,curr_state)
begin
if (clk = '1' and clk'event) then 
--reset condition
if (reset = '1') then
curr_state <= Idle;
  addressgen <= (others => '0');
   DataFlag <= '0';
   FtFlag <= '1';
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   NDflag  <= '0';
   nextcycle <= '0';
   start_sig <= '0';
   We <= "0";
 else 
curr_state <= next_state;
--Idle state   
  if curr_state = Idle then
    CrgLed <= "11111111";
 y0_sigcontrolled <= (others => '0');
  else 
    y0_sigcontrolled <= y0_sig (15 downto 4);
  end if;
  
--Run state   
  if curr_state = Run then
     CrgLed <= "10000000";
  En <= "0";
     if firstrun = '1' then
       start_sig <= '1';
       nextcycle <= '0';
       firstrun <= '0';
     elsif pmodready = '1' then
       firstrun <= '0';
       nextcycle <= '0';
       start_sig <= '1';
     elsif notconv_synch = '1' then
       start_sig <= '0';
       nextcycle <= '1';
       firstrun <= '0';
     else
       nextcycle <= '0';
       firstrun <= '0';
     end if; 
   else
       firstrun <= '1';  
       En <= "1";
       start_sig <= '0';
   end if;
  
--Memory write state  
 if curr_state = Memory_write then
           CrgLed <= "10101010";
  if buffaddress_sig = "0100" and state_sig = newdata 
then
           
  if NDflag = '0' then
NDflag <= '1';
if DataFlag = '0' then
DataFlag <= '1';
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We <= "0";
DataHi <= regHold;
 
elsif Ftflag = '1' then
We <= "1";
DataFlag <= '0';
Ftflag <= '0';
else 
DataFlag <= '0';
Ftflag <= '0';
We <= "1";
addressgen <= 
addressgen +1;
end if;
  else 
    We <= "0";
  end if;
else 
      Ndflag <= '0';
We <= "0";
      end if;
else
    We <= "0";
 Ndflag <= '0';
end if;  
end if;  
end if;
end process;
 
--process which handle the next state decision
NEXTSTATE: 
process(clk,addressgen,buffaddress_sig,rtwsynch,curr_state,sendpmod)
      
      begin
next_state <= curr_state;
case(curr_state) is
   when Idle =>
if (rtwsynch = '1') then
 next_state <= Memory_write;
elsif (sendpmod = '1') then
next_state <= Run;
else         
next_state <= Idle;
end if;
when Memory_write =>
   if addressgen = ones then
      next_state <= idle;
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else
 next_state <= Memory_write;
end if;
       
when Run =>
if (rtwsynch = '1') then
 next_state <= Memory_write;
else         
 next_state <= Run;
end if;
      
when others => 
next_state <= Idle;
end case;
end process;
--Port maps 
buffer_usb: dpimref
port map
(
mclk => clk,
    Data0 => regControl, --Control
Data1 => regOffsetHi, -- OffsetHi
    Data2 => regOffsetLow, -- OffsetLow
Data3 => regDevice, -- Device
    Data4 => regHold, -- Hold
buffaddress => buffaddress_sig, --buffer address 
state => state_sig, --state of buffer_usb
-- communication signals
pdb => pdb,
    astb => astb,
    dstb => dstb,
    pwr => Cwrite,
    pwait => Cwait,
--
--signal used to test the board, they handle Leds and swhitches.
rgLed => CrgLed_sig, 
rgSwt => CrgSwt,
rgBtn => CrgBtn,
btn => Cbtn,
ldg => Cldg,
led => Cled
);
wrap: hdlwrapper
port map
(
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clk => clk,
      reset => reset,
   enable_in =>laben_in,
      enable_out => laben_out,
      enable_clr => laben_clr,
      enable => En,
      write_enable => We,
nextcycle    => nextcycle,
device => regdevcompl,
      address =>addcompl,
data_in => datacompl,
      data_out => dataoutsig,
u0 => u0,
y0 => y0_sig,
offset0 => offset,
trigger => trigger,
      trigger_out => trigger_out_sig
);
pmod_dac: DA2RefComp
port map
(
--General usage
       CLK      => clk,    -- System Clock (50MHz)     
       RST      => reset,
     
      --Pmod interface signals
       D1       => D1,
       D2       => D2dummy,
       CLK_OUT  => clock_out,
       nSYNC    => Nsync,
        
     --User interface signals
       DATA1    => y0_sigcontrolled,
       DATA2    => Data2dummy,
       START    => start_sig,
       DONE     => convend
);
-- synchronizations 
--One clock pulse which means end of a conversion then DAC ready for
--a new conversion
done: synchronize
port map
(
asynch => convend,
clk => clk,
synch => pmodready,
reset => reset
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);
--One clock pulse which means start of a conversion then DAC busy
notconv: synchronize
port map
(
asynch => notconvend,
clk => clk,
synch => notconv_synch,
   reset => reset
);
--One clock pulse which means the host sent 
--a request for samples writing
rtw: synchronize
port map
(
asynch => c2,
clk => clk,
synch => rtwsynch,
   reset => reset
);
--One clock pulse which means the host sent
--a request of start to send signal
pm: synchronize
port map
(
asynch => c1,
clk => clk,
synch => sendpmod,
   reset => reset
);
--One clock pulse which means the host sent
--a request of reset
res: synchronize
port map
(
asynch => c3,
clk => clk,
synch => reset,
   reset => '0'
);
end behavioral;
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Communication block:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--  Uncomment the following lines to use the declarations that are
--  provided for instantiating Xilinx primitive components.
--library UNISIM;
--use UNISIM.VComponents.all;
entity dpimref is
    Port (
mclk : in std_logic;
pdb : inout std_logic_vector(7 downto 0);
      astb : in std_logic;
      dstb : in std_logic;
      pwr : in std_logic;
      pwait : out std_logic;
Data0 : out std_logic_vector(7 downto 0);
    Data1 : out std_logic_vector(7 downto 0);
      Data2 : out std_logic_vector(7 downto 0);
      Data3 : out std_logic_vector(7 downto 0);
      Data4 : out std_logic_vector(7 downto 0);
buffaddress : out std_logic_vector(3 downto 0);
state : out std_logic_vector(7 downto 0);
rgLed : out std_logic_vector(7 downto 0); 
rgSwt : in std_logic_vector(7 downto 0);
rgBtn : in std_logic_vector(4 downto 0);
btn : in std_logic;
ldg : out std_logic;
led : out std_logic
);
end dpimref;
architecture Behavioral of dpimref is
------------------------------------------------------------------------
-- Component Declarations
------------------------------------------------------------------------
------------------------------------------------------------------------
-- Local Type Declarations
------------------------------------------------------------------------
--  Constant Declarations
------------------------------------------------------------------------
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-- The following constants define state codes for the EPP port 
interface
-- state machine. The high order bits of the state number give a 
unique
-- state identifier. The low order bits are the state machine 
outputs for
-- that state. This type of state machine implementation uses no
-- combination logic to generate outputs which should produce 
glitch
-- free outputs.
constant stEppReady : std_logic_vector(7 downto 0) := "0000" 
& "0000";
constant stEppAwrA : std_logic_vector(7 downto 0) := "0001" 
& "0100";
constant stEppAwrB : std_logic_vector(7 downto 0) := "0010" 
& "0001";
constant stEppArdA : std_logic_vector(7 downto 0) := "0011" 
& "0010";
constant stEppArdB : std_logic_vector(7 downto 0) := "0100" 
& "0011";
constant stEppDwrA : std_logic_vector(7 downto 0) := "0101" 
& "1000";
constant stEppDwrB : std_logic_vector(7 downto 0) := "0110" 
& "0001";
constant stEppDrdA : std_logic_vector(7 downto 0) := "0111" 
& "0010";
constant stEppDrdB : std_logic_vector(7 downto 0) := "1000" 
& "0011";
------------------------------------------------------------------------
-- Signal Declarations
------------------------------------------------------------------------
-- State machine current state register
signal stEppCur : std_logic_vector(7 downto 0) := 
stEppReady;
signal stEppNext : std_logic_vector(7 downto 0);
signal clkMain : std_logic;
-- Internal control signales
signal ctlEppWait : std_logic;
signal ctlEppAstb : std_logic;
signal ctlEppDstb : std_logic;
signal ctlEppDir : std_logic;
signal ctlEppWr : std_logic;
signal ctlEppAwr : std_logic;
signal ctlEppDwr : std_logic;
signal busEppOut : std_logic_vector(7 downto 0);
signal busEppIn : std_logic_vector(7 downto 0);
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signal busEppData : std_logic_vector(7 downto 0);
-- Registers
signal regEppAdr : std_logic_vector(3 downto 0);
signal regData0 : std_logic_vector(7 downto 0);
signal regData1 : std_logic_vector(7 downto 0);
   signal regData2 : std_logic_vector(7 downto 0);
   signal  regData3 : std_logic_vector(7 downto 0);
   signal  regData4 : std_logic_vector(7 downto 0);
signal regData5 : std_logic_vector(7 downto 0);
signal regData6 : std_logic_vector(7 downto 0);
signal regData7 : std_logic_vector(7 downto 0);
signal regLed : std_logic_vector(7 downto 0);
signal cntr : std_logic_vector(23 downto 0); 
------------------------------------------------------------------------
-- Module Implementation
------------------------------------------------------------------------
begin
    --------------------------------------------------------------------
-- Map basic status and control signals
    --------------------------------------------------------------------
Data0 <= regData0;
Data1 <= regData1;
Data2 <= regData2;
Data3 <= regData3;
Data4 <= regData4;
buffaddress <= regEppAdr;
state <= stEppCur;
clkMain <= mclk;
ctlEppAstb <= astb;
ctlEppDstb <= dstb;
ctlEppWr   <= pwr;
pwait      <= ctlEppWait; -- drive WAIT from state machine 
output
-- Data bus direction control. The internal input data bus always
-- gets the port data bus. The port data bus drives the internal
-- output data bus onto the pins when the interface says we are 
doing
-- a read cycle and we are in one of the read cycles states in the
-- state machine.
busEppIn <= pdb;
pdb <= busEppOut when ctlEppWr = '1' and ctlEppDir = '1' else 
"ZZZZZZZZ";
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-- Select either address or data onto the internal output data 
bus.
busEppOut <= "0000" & regEppAdr when ctlEppAstb = '0' else 
busEppData;
rgLed <= regLed;
ldg <= '1';
-- Decode the address register and select the appropriate data 
register
busEppData <= regData0 when regEppAdr = "0000" else
regData1 when regEppAdr = "0001" else
regData2 when regEppAdr = "0010" else
regData3 when regEppAdr = "0011" else
regData4 when regEppAdr = "0100" else
regData5 when regEppAdr = "0101" else
regData6 when regEppAdr = "0110" else
regData7 when regEppAdr = "0111" else
rgSwt    when regEppAdr = "1000" else
"000" & rgBtn when regEppAdr = "1001" else
"00000000";
    --------------------------------------------------------------------
-- EPP Interface Control State Machine
    --------------------------------------------------------------------
-- Map control signals from the current state
ctlEppWait <= stEppCur(0);
ctlEppDir  <= stEppCur(1);
ctlEppAwr  <= stEppCur(2);
ctlEppDwr  <= stEppCur(3);
-- This process moves the state machine to the next state
-- on each clock cycle
process (clkMain)
begin
if clkMain = '1' and clkMain'Event then
stEppCur <= stEppNext;
end if;
end process;
-- This process determines the next state machine state based
-- on the current state and the state machine inputs.
process (stEppCur, stEppNext, ctlEppAstb, ctlEppDstb, ctlEppWr)
begin
case stEppCur is
-- Idle state waiting for the beginning of an 
EPP cycle
when stEppReady =>
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if ctlEppAstb = '0' then
-- Address read or write cycle
if ctlEppWr = '0' then
stEppNext <= stEppAwrA;
else
stEppNext <= stEppArdA;
end if;
elsif ctlEppDstb = '0' then
-- Data read or write cycle
if ctlEppWr = '0' then
stEppNext <= stEppDwrA;
else
stEppNext <= stEppDrdA;
end if;
else
-- Remain in ready state
stEppNext <= stEppReady;
end if;
-- Write address register
when stEppAwrA =>
stEppNext <= stEppAwrB;
when stEppAwrB =>
if ctlEppAstb = '0' then
stEppNext <= stEppAwrB;
else
stEppNext <= stEppReady;
end if;
-- Read address register
when stEppArdA =>
stEppNext <= stEppArdB;
when stEppArdB =>
if ctlEppAstb = '0' then
stEppNext <= stEppArdB;
else
stEppNext <= stEppReady;
end if;
-- Write data register
when stEppDwrA =>
stEppNext <= stEppDwrB;
when stEppDwrB =>
if ctlEppDstb = '0' then
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stEppNext <= stEppDwrB;
else
 stEppNext <= stEppReady;
end if;
-- Read data register
when stEppDrdA =>
stEppNext <= stEppDrdB;
when stEppDrdB =>
if ctlEppDstb = '0' then
stEppNext <= stEppDrdB;
else
  stEppNext <= stEppReady;
end if;
-- Some unknown state
when others =>
stEppNext <= stEppReady;
end case;
end process;
    --------------------------------------------------------------------
-- EPP Address register
    --------------------------------------------------------------------
process (clkMain, ctlEppAwr)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppAwr = '1' then
regEppAdr <= busEppIn(3 downto 0);
end if;
end if;
end process;
    -------------------------------------------------------------------
-----
-- EPP Data registers
    -------------------------------------------------------------------
-----
 -- The following processes implement the interface registers. 
These
-- registers just hold the value written so that it can be read 
back.
-- In a real design, the contents of these registers would drive 
additional
-- logic.
-- The ctlEppDwr signal is an output from the state machine that 
says
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-- we are in a 'write data register' state. This is combined with 
the
-- address in the address register to determine which register to 
write.
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "0000" then
regData0 <= busEppIn;
end if;
end if;
end process;
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "0001" then
regData1 <= busEppIn;
end if;
end if;
end process;
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "0010" then
regData2 <= busEppIn;
end if;
end if;
end process;
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "0011" then
regData3 <= busEppIn;
end if;
end if;
end process;
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "0100" then
regData4 <= busEppIn;
end if;
end if;
end process;
85
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "0101" then
regData5 <= busEppIn;
end if;
end if;
end process;
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "0110" then
regData6 <= busEppIn;
end if;
end if;
end process;
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "0111" then
regData7 <= busEppIn;
end if;
end if;
end process;
process (clkMain, regEppAdr, ctlEppDwr, busEppIn)
begin
if clkMain = '1' and clkMain'Event then
if ctlEppDwr = '1' and regEppAdr = "1010" then
regLed <= busEppIn;
end if;
end if;
end process;
-----------------------------------------------------------------
-------
    -- Gate array configuration verification logic
-----------------------------------------------------------------
-------
-- This logic will flash the led on the gate array. This is to 
verify
-- that the gate array is properly configured for the test. This 
is a
-- simple way to verify that the gate array actually got 
configured.
 led <= btn or cntr(23);
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process (clkMain)
begin
if clkMain = '1' and clkMain'Event then
cntr <= cntr + 1;
end if;
end process;
-----------------------------------------------------------------------
-----
end Behavioral;
DAC Driver block:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-----------------------------------------------------------------------
---------
--
-- Title      : DA1 controller entity
--
-- Inputs     : 5
-- Outputs    : 5
--
-- Description: This is the DA2 Reference Component entity. The input 
ports are 
--              a 50MHz clock and and an asynchronous reset button 
along with the
--              data to be serially shifted in the 2 DAC121S101 chips 
on a DA2
--              Pmod on each clock cycle.There is also a signal to 
start a
--              conversion.
--              The outputs of this entity are: a output clock signal, 
two serial
--              output signals D1 and D2, a sync signal to synchronize 
the data 
--              in the DAC121S101 chip, a done signal to tell that the 
chip is 
--              done converting the data and another set of data can be 
sent.
-- 
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-----------------------------------------------------------------------
----------
entity DA2RefComp is
    Port ( 
     --General usage
       CLK      : in std_logic;    -- System Clock (50MHz)     
       RST      : in std_logic;
     
     --Pmod interface signals
       D1       : out std_logic;
       D2       : out std_logic;
       CLK_OUT  : out std_logic;
       nSYNC    : out std_logic;
        
     --User interface signals
       DATA1    : in std_logic_vector(11 downto 0);
       DATA2    : in std_logic_vector(11 downto 0);
       START    : in std_logic; 
       DONE     : out std_logic
              
        );
end DA2RefComp ;
architecture DA2 of DA2RefComp is
--      control constant: Normal Operation
        constant control     : std_logic_vector(3 downto 0) := "0000";
-----------------------------------------------------------------------
-------------
--    Title      : signal assignments
--
-- Description: The following signals are enumerated signals for the 
--              finite state machine,2 temporary vectors to be shifted 
    out to the 
--              DAC121S101 chips, a divided clock signal to drive the 
    DAC121S101 chips,
--              a counter to divide the internal 50 MHz clock signal,
--              a 4-bit counter to be used to shift out the 16-bit 
    register, and 2 enable signals for the paralel load and 
    shift of the shift register.
-----------------------------------------------------------------------
------------- 
          type states is (Idle,
                          ShiftOut, 
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                          SyncData);  
          signal current_state : states;
          signal next_state    : states;
                     
          signal temp1         : std_logic_vector(15 downto 0);
          signal temp2         : std_logic_vector(15 downto 0); 
          signal clk_div       : std_logic;      
          signal clk_counter   : std_logic_vector(27 downto 0);    
          signal shiftCounter  : std_logic_vector(3 downto 0); 
          signal enShiftCounter: std_logic;
          signal enParalelLoad : std_logic;
begin
-----------------------------------------------------------------------
-------------
--
-- Title      : Clock Divider
--
-- Description: The following process takes a 50 MHz clock and divides 
it down to a
--              25 MHz clock signal by assigning the signals clk_out 
and clk_div 
--              to the 2nd bit of the clk_counter vector. clk_div is 
used by
--              the Finite State Machine and clk_out is used by the 
DAC121S101 chips.
--
-----------------------------------------------------------------------
-------------
        clock_divide : process(rst,clk)
        begin
            if rst = '1' then
                clk_counter <= "0000000000000000000000000000";
            elsif (clk = '1' and clk'event) then
                clk_counter <= clk_counter + '1';
            end if;
        end process;
        clk_div <= clk_counter(0);
        clk_out <= clk_counter(0);
-----------------------------------------------------------------------
------------
--
-- Title      : counter
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--
-- Description: This is the process were the teporary registers will be 
    loaded and 
--              shifted.When the enParalelLoad signal is generated 
    inside the state 
--              the temp1 and temp2 registers will be loaded with the 8 
    bits of control
--              concatenated with the 8 bits of data. When the 
    enShiftCounter is 
--              activated, the 16-bits of data inside the temporary 
    registers will be 
--              shifted. A 4-bit counter is used to keep shifting the 
    data 
--              inside temp1 and temp 2 for 16 clock cycles.
--    
-----------------------------------------------------------------------
------------    
counter : process(clk_div, enParalelLoad, enShiftCounter)
        begin
            if (clk_div = '1' and clk_div'event) then
               if enParalelLoad = '1' then
                   shiftCounter <= "0000";
                   temp1 <= control & DATA1;
                   temp2 <= control & DATA2;
                elsif (enShiftCounter = '1') then 
                   temp1 <= temp1(14 downto 0)&temp1(15);
                   temp2 <= temp2(14 downto 0)&temp2(15);    
                   shiftCounter <= shiftCounter + '1';
                end if;
            end if;
        end process;
                    D1 <= temp1(15);                             
                    D2 <= temp2(15);
        
-----------------------------------------------------------------------
----------
--
-- Title      : Finite State Machine
--
-- Description: This 3 processes represent the FSM that contains three 
states. 
--              First one is the Idle state in which the temporary 
registers are 
--              assigned the updated value of the input "DATA1" and 
"DATA2".  
--              The next state is the ShiftOut state which is the state 
where the 
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--              16-bits of temporary registers are shifted out left 
from the MSB 
--              to the two serial outputs, D1 and D2. Immediately 
following the 
--              second state is the third state SyncData. This state 
drives the 
--              output signal sync high for2 clock signals telling the 
DAC121S101 
--              to latch the 16-bit data it just recieved in the 
previous state. 
-- Notes:         The data will change on the upper edge of the clock 
signal. Their 
--                is also an asynchronous reset that will reset all 
signals to their 
--                original state.
--
-----------------------------------------------------------------------
------------        
        
-----------------------------------------------------------------------
------------
--
-- Title      : SYNC_PROC
--
-- Description: This is the process were the states are changed 
synchronously. At 
--              reset the current state becomes Idle state.
--    
-----------------------------------------------------------------------
------------            
SYNC_PROC: process (clk_div, rst)
   begin
      if (clk_div'event and clk_div = '1') then
         if (rst = '1') then
            current_state <= Idle;
         else
            current_state <= next_state;
         end if;        
      end if;
   end process;
    
-----------------------------------------------------------------------
------------
--
-- Title      : OUTPUT_DECODE
--
-- Description: This is the process were the output signals are 
generated
--              unsynchronously based on the state only (Moore State 
Machine).
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--    
-----------------------------------------------------------------------
------------        
OUTPUT_DECODE: process (current_state)
   begin
      if current_state = Idle then
            enShiftCounter <='0';
            DONE <='1';
            nSYNC <='1';
            enParalelLoad <= '1';
        elsif current_state = ShiftOut then
            enShiftCounter <='1';
            DONE <='0';
            nSYNC <='0';
            enParalelLoad <= '0';
        else --if current_state = SyncData then
            enShiftCounter <='0';
            DONE <='0';
            nSYNC <='1';
            enParalelLoad <= '0';
        end if;
   end process;
    
-----------------------------------------------------------------------
------------
--
-- Title      : NEXT_STATE_DECODE
--
-- Description: This is the process were the next state logic is 
generated 
--              depending on the current state and the input signals.
--    
-----------------------------------------------------------------------
------------    
    NEXT_STATE_DECODE: process (current_state, START, shiftCounter)
   begin
      
      next_state <= current_state;  --default is to stay in current 
state
     
      case (current_state) is
         when Idle =>
            if START = '1' then
               next_state <= ShiftOut;
            end if;
         when ShiftOut =>
            if shiftCounter = x"F" then
               next_state <= SyncData;
            end if;
         when SyncData =>
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            if START = '0' then
            next_state <= Idle;
            end if;
         when others =>
            next_state <= Idle;
      end case;      
   end process;
    
end DA2;
            
          
Synchronization block:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
--This Block connects two FFD: The first one has the input connected 
--to Vcc, the clock connected to the real input signal and the output
--connected to the input of the the second FFD. This FFD is clocked
--with the board clock and it has the negate output connected to the 
--asyncronous reset of the first one. The output of the second FFD 
--gives a one clock cycle positive pulse each positive edge of the 
--input signal.
entity synchronize is
    Port ( clk : in  STD_LOGIC;
           asynch : in  STD_LOGIC;
           synch : out  STD_LOGIC;
     reset : in STD_logic );
end synchronize;
architecture Behavioral of synchronize is
component myffd is
 Port ( Input : in  STD_LOGIC;
        clk : in  STD_LOGIC;
        q : out  STD_LOGIC;
        qn : out  STD_LOGIC;
        nreset : in  STD_LOGIC);
end component;
signal out1 : std_logic;
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signal dummy: std_logic;
signal rst: std_logic;
signal rst2: std_logic;
signal rst3: std_logic;
begin
rst2 <= not reset;
rst3 <= reset nor (not rst);
Ablock: myffd
port map
(
Input => '1',
clk => asynch,
q  => out1,
qn => dummy,
nreset => rst3
);
Bblock: myffd
port map
(
 Input => out1,
clk => clk,
q  => synch,
qn => rst,
nreset => rst2 
);
end Behavioral;
FFD block:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity myffd is
    Port ( Input : in  STD_LOGIC;
           clk : in  STD_LOGIC;
           q : out  STD_LOGIC;
           qn : out  STD_LOGIC;
           nreset : in  STD_LOGIC);
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end myffd;
architecture Behavioral of myffd is
begin
 
 process (clk, nreset)
 begin
 if nreset = '0' then
q <= '0';
qn <= '1';
 elsif (clk = '1' and clk'event) then
q <= Input;
qn <= not Input;
 end if;
end process;
end Behavioral;
The previous parts are used only for the NEXYS 2 solution; the following parts 
are present in both the solution.
Wrapper:
-- Library declaration
library ieee;  use ieee.std_logic_1164.all;
library ieee;  use ieee.numeric_std.all;
entity hdlwrapper  is
   generic(
 -- Set default clock frequency     
      ClockFrequency : Integer := 50000000
   );
   
 -- Input/Output interface  
   port(
            clk : in std_logic;
            reset : in std_logic;
   -- enable_in, enable_out, enable_clr are signal handled 
automatically by
   -- labview.
   -- The following sequence occurs if you run an FPGA VI with a While 
Loop and an HDL Interface Node inside the While Loop on an FPGA 
target. The HDL code properly controls the enable chain.
  -- 1. LabVIEW asserts reset to initialize the HDL code.
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  -- 2. The While Loop asserts enable_in to the HDL Interface Node, 
indicating the HDL code can begin executing.
  -- 3. The HDL code receives enable_in, executes, makes sure outputs 
are valid and held constant, and asserts enable_out.
  -- 4. The While Loop receives enable_out. When all the nodes in the 
While Loop complete, the While Loop checks the conditional 
terminal. If the While Loop runs again, the loop asserts 
enable_clr to all the nodes in the loop.
  -- 5. The HDL code no longer needs to hold the outputs valid, so it 
deasserts enable_out one clock cycle later.
  -- 6. The While Loop reasserts enable_in, and steps 3, 4, and 5 
repeat.
        
            enable_in : in std_logic;
            enable_out : out std_logic;
            enable_clr : in std_logic;
  -- enable & write_enable are used to write data inside FPGA memory 
            enable : in std_logic_vector(0 downto 0);
            write_enable : in std_logic_vector(0 downto 0);
  -- device is used to set the channel 
  -- each channel has 2 part of memory: one for LF waveform 
  -- one for Filter Taps.An even number means LF waveform, odd numeber 
Filter Taps
  -- Channel 0 (0,1) Channel 1 (2,3) Channel 2 (4,5) Channel 3 (6,7)
  -- Channel 4 (8,9) Channel 5 (10,11) Channel 6 (12,13) 
     Channel 7 (14,15)            
            device : in std_logic_vector(15 downto 0);
  -- address of memory driven by labview           
            address : in std_logic_vector(31 downto 0);
  -- input data memory from labview          
            data_in : in std_logic_vector(31 downto 0);
  -- eco of data_in           
            data_out : out std_logic_vector(31 downto 0);
  -- Input from sensor           
            u0 : in std_logic_vector(15 downto 0);
          
  -- Piezo_driving output          
            y0 : out std_logic_vector(15 downto 0);
          
   -- offset for each channel         
            offset0 : in std_logic_vector(15 downto 0);
           
   -- trigger input used to syncronize the LF waveform and RF pulse
   -- trigger_out is the echo of trigger          
            trigger : in std_logic_vector(0 downto 0);
            trigger_out : out std_logic_vector(0 downto 0);
   -- nextcycle signal, if it is asserted it mean the top level needs 
the next sample
            nextcycle: in std_logic
   );
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end  hdlwrapper;
architecture arch of hdlwrapper is
-- Lorentz Force Detuning Handler
component Playback_Single is
    Port (
  clk       : in   std_logic;
        reset     : in   std_logic;
        nextcycle    : in   std_logic;
        inhibit    : in   std_logic;
        write_enable : in   std_logic;
  trigger    : in   std_logic;
        y        : out  std_logic_vector (15 downto 0);
  device      : in   std_logic_vector (15 downto 0);
        address  : in   std_logic_vector (31 downto 0);
        data_in  : in   std_logic_vector (31 downto 0);
        data_out : out  std_logic_vector (31 downto 0)
       );
end component;
-- Microphonics Handler
component Feedback_Single is
    Port (
  clk      : in   std_logic;
        reset    : in   std_logic;
        inhibit  : in   std_logic;
        write_enable   : in   std_logic;
        u       : in   std_logic_vector (15 downto 0);
        y       : out  std_logic_vector (15 downto 0);
  device          : in   std_logic_vector (15 downto 0);
        address  : in   std_logic_vector (31 downto 0);
        data_in  : in   std_logic_vector (31 downto 0);
        data_out : out  std_logic_vector (31 downto 0) 
       );
end component;
-- enablegen is used to drive exclusively each channel 
-- during the writing operations
component enablegen is
Port (
clk : in  std_logic;
enable : in std_logic;
input : in std_logic_vector(3 downto 0);
output : out std_logic_vector(7 downto 0)
);
end component;
-- declaration of the signals for the components comunication
signal enable_signal : std_logic_vector(15 downto 0) := 
(others => '0');
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signal write_enable_signal : std_logic_vector(15 downto 0) := 
(others => '0');
signal u0_signal : std_logic_vector(15 downto 
0) := (others => '0');
signal y0_signal : std_logic_vector(15 downto 
0) := (others => '0');
signal y0_sigdiv : std_logic_vector(15 downto 
0) := (others => '0');
signal playback_signal : std_logic_vector(15 downto 0);
signal feedback_signal : std_logic_vector(15 downto 0);
signal playback_out_signal : std_logic_vector(32 downto 0) := 
(others=>'0');
signal feedback_out_signal : std_logic_vector(32 downto 0) := 
(others=>'0');
signal enabler_sig : std_logic_vector(7 downto 
0) := (others =>'0');
begin
-- Handle the handshaking required by Labview
process (clk,reset)
begin
 if reset = '1' then
  y0 <= (others => '0');
     elsif clk = '1' and clk'event then
     if enable_in = '1' then
      u0_signal(15 downto 0) <= u0;
      --u0_signal(31 downto 16) <= u1;
      --u0_signal(47 downto 32) <= u2;
      --u0_signal(63 downto 48) <= u3;
      --u0_signal(79 downto 64) <= u4;
      --u0_signal(95 downto 80) <= u5;
      --u0_signal(111 downto 96) <= u6;
      --u0_signal(127 downto 112) <= u7;
      y0 <= y0_signal(15 downto 0);
      --y1 <= y0_signal(31 downto 16);
      --y2 <= y0_signal(47 downto 32);
      --y3 <= y0_signal(63 downto 48);
      --y4 <= y0_signal(79 downto 64);
      --y5 <= y0_signal(95 downto 80);
      --y6 <= y0_signal(111 downto 96);
      --y7 <= y0_signal(127 downto 112);
end if;
    end if;
end process;
enable_out <= enable_in;
-- Echo the trigger to an output for diagnositic purposes
process (clk,reset)
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begin
if reset = '1' then
 trigger_out(0) <= '0';
elsif clk = '1' and clk'event then
 trigger_out(0) <= trigger(0);
   end if;
end process;
-- Sum the outputs of the waveform playback and the feedback filter
-- and offset
process(clk,reset)
begin
    if reset = '1' then
         y0_signal <= (others=> '0');
    elsif clk = '1' and clk'event then
      y0_signal(15 downto 0) <= 
std_logic_vector(signed(playback_signal(15 downto 0))
+signed(feedback_signal(15 downto 0))+signed(offset0));
      --y0_signal(31 downto 16) <= 
std_logic_vector(signed(playback_signal(31 downto 16))
+signed(feedback_signal(31 downto 16))+signed(offset1));
      --y0_signal(47 downto 32) <= 
std_logic_vector(signed(playback_signal(47 downto 32))
+signed(feedback_signal(47 downto 32))+signed(offset2));
      --y0_signal(63 downto 48) <= 
std_logic_vector(signed(playback_signal(63 downto 48))
+signed(feedback_signal(63 downto 48))+signed(offset3));
      --y0_signal(79 downto 64) <= 
std_logic_vector(signed(playback_signal(79 downto 64))
+signed(feedback_signal(79 downto 64))+signed(offset4));
      --y0_signal(95 downto 80) <= 
std_logic_vector(signed(playback_signal(95 downto 80))
+signed(feedback_signal(95 downto 80))+signed(offset5));
      --y0_signal(111 downto 96) <= 
std_logic_vector(signed(playback_signal(111 downto 96))
+signed(feedback_signal(111 downto 96))+signed(offset6));
      --y0_signal(127 downto 112) <= 
std_logic_vector(signed(playback_signal(127 downto 112))+
signed(feedback_signal(127 downto 112))+signed(offset7));
    end if;
end process;
-- Generate enabler component
en:enablegen
port map
(
clk => clk,
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enable => enable(0),
input => device(3 downto 0),
output => enabler_sig
);
-- Generate a playback component and feedback for each channel
playback: for n in 0 downto 0 generate
pb:playback_single
port map
(
clk         => clk,
reset        => reset,
inhibit       => enabler_sig(n),
write_enable  => write_enable(0),
nextcycle     => nextcycle,
trigger   => trigger(0),
y   => playback_signal((n+1)*16-1 downto n*16), 
device   => device,
address   => address,
data_in   => data_in,
data_out      => playback_out_signal((n+1)*32-1 
downto n*32)
);
end generate playback;
feedback: for n in 0 downto 0 generate
fb:feedback_single
port map
(
clk      => clk,
reset      => reset,
inhibit    => enabler_sig(n),
write_enable   => write_enable(0),
u          => u0_signal((n+1)*16-1 
downto n*16),
y        => 
feedback_signal((n+1)*16-1 downto n*16), 
device     => device,
address    => address,
data_in     => data_in,
data_out    => 
feedback_out_signal((n+1)*32-1 downto n*32)
);
end generate feedback;
-- Multiplex the component data_out signals into data_out
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data_out <= 
playback_out_signal(31 downto 0)    when device = X"0000" 
else
feedback_out_signal(31 downto 0)    when device = X"0001" 
else
--playback_out_signal(63 downto 32)   when device = X"0002" 
else
--feedback_out_signal(63 downto 32)   when device = X"0003" 
else
--playback_out_signal(95 downto 64)   when device = X"0004" 
else
--feedback_out_signal(95 downto 64)   when device = X"0005" 
else
--playback_out_signal(127 downto 96)  when device = X"0006" 
else
--feedback_out_signal(127 downto 96)  when device = X"0007" 
else
--playback_out_signal(159 downto 128) when device = X"0008" 
else
--feedback_out_signal(159 downto 128) when device = X"0009" 
else
--playback_out_signal(191 downto 160) when device = X"000A" 
else
--feedback_out_signal(191 downto 160) when device = X"000B" 
else
--playback_out_signal(223 downto 192) when device = X"000C" 
else
--feedback_out_signal(223 downto 192) when device = X"000D" 
else
--playback_out_signal(255 downto 224) when device = X"000E" 
else
--feedback_out_signal(255 downto 224) when device = X"000F" 
else
(others => '0');
end arch;
Playback component:
-- declaration of libraries
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library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Playback_Single is
    -- interface
    Port (
clk     : in   std_logic;
     reset    : in   std_logic; --global reset
     inhibit   : in   std_logic; 
     write_enable   : in   std_logic;
trigger : in   std_logic;   --trigger from real 
system 
                                 --used to syncronize the 
   --waveform 
                                 --with RF pulse 
     y       : out  std_logic_vector (15 downto 0);
device        : in   std_logic_vector (15 downto 0); 
--control signal 
-- if it is 0 so the memory
-- is writable
     address  : in   std_logic_vector (31 downto 0); 
--address of the memory
     data_in  : in   std_logic_vector (31 downto 0); 
--data of waveform 
                                                         --sample from 
labview
     data_out : out  std_logic_vector (31 downto 0);
     nextcycle   : in std_logic   
        );
end Playback_Single;
architecture Behavioral of Playback_Single is
component dualportmemory_4k_x_16 is
port
(
clk : in std_logic;
reset : in std_logic;
enable : in std_logic;
write_enable : in std_logic;
address_a : in std_logic_vector(12 downto 0);
address_b : in std_logic_vector(12 downto 0);
data_in : in std_logic_vector(15 downto 0);
dout_a : out std_logic_vector(15 downto 0);
dout_b : out std_logic_vector(15 downto 0));
end component;
--change this counter for change the frequency of the output signal
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signal counter : unsigned (20 downto 0) := (others => '0');
signal dout0 : std_logic_vector(31 downto 0) := (others => '0');
signal dout8 : std_logic_vector(31 downto 0) := (others => '0');
signal v0 : std_logic_vector(15 downto 0) := (others => '0');
signal v1 : std_logic_vector(15 downto 0) := (others => '0');
signal v2 : std_logic_vector(15 downto 0) := (others => '0');
signal v3 : std_logic_vector(15 downto 0) := (others => '0');
signal v4 : std_logic_vector(15 downto 0) := (others => '0');
signal v5 : std_logic_vector(15 downto 0) := (others => '0');
--signal waveform_enable : std_logic := '0';
-- control signals used to syncroniza the procedures. 
signal trigger_edge : std_logic := '0';
signal trigger_inhibit : std_logic := '0';
begin
waveform_memory: dualportmemory_4k_x_16
-- Xilinx memory
port map
(
clk => clk,
reset => reset,
--enable => waveform_enable,
enable => write_enable,
write_enable => write_enable,
address_a => address(12 downto 0),
--address_b =>std_logic_vector(counter(26 downto 14)),
address_b =>std_logic_vector(counter(20 downto 8)),
data_in=> data_in(31 downto 16),
dout_a=> dout0(31 downto 16),
dout_b => v0
);
-- put the ouput of smoothing filter in the piezo output
y <= v0 when inhibit ='0' else (others=>'0');
-- samples sent to y before filtering
data_out <= dout0 when device = X"0000" else (others => 'Z');
-- This process create signal for
-- syncronize the waveform repetition with trigger edge
process(clk,reset)
begin
if reset = '1' then
trigger_edge <= '0';
trigger_inhibit <= '0';
elsif clk = '1' and clk'event then
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if trigger = '1' and trigger_inhibit = '0' then
trigger_edge <= '1';
trigger_inhibit <= '1';
elsif trigger = '0' then
trigger_inhibit <= '0';
trigger_edge <= '0';
else
trigger_edge <= '0';
end if;
end if;
end process;
-- This process just take the waveform saved into the memory and send it
-- in the output
process (clk,reset)
begin
if reset = '1' then
 -- reset all the signals
 counter <= (others => '1');
 --v1 <= (others => '0');
 --v2 <= (others => '0'); 
 --v3 <= (others => '0');
 --v4 <= (others => '0');
 --v5 <= (others => '0');
elsif clk = '1' and clk'event then
 if trigger_edge = '1' then
 counter <= (others => '0');
-- v1 <= (others => '0');
-- v2 <= (others => '0');
-- v3 <= (others => '0');
-- v4 <= (others => '0');
-- v5 <= (others => '0');
 else
 
 --counter <= counter+1;
 
 -- Latch the counter after 26 bits (1.67 seconds @ 
40 MHz)
 
 case counter is 
 --when "111111111111111111111111111" =>
 when "011111111111111111111" =>   
  --counter <= (others => '1');
 counter <= "011111111111111111111";
 when others => 
 if nextcycle = '1' then 
   counter <= counter+1;
 end if;
 end case;
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 -- Enable the output of the ram before reading each 
sample
 
 --if counter(11 downto 0) = "000000000011" then
--  waveform_enable <= '0';
 --elsif device(0) = '0' and inhibit = '1' then
  --waveform_enable <= write_enable;
 --else
 -- waveform_enable <= '0';
 --end if;
 
 -- Smooth the output waveform using linear 
interpolation
 
 --if counter(11 downto 0) = "000000000100" then
--  v1 <= 
std_logic_vector(signed(v1)/2+signed(v0)/2);
 --end if;
 --if counter(10 downto 0) = "00000000011" then
   -- v2 <= 
std_logic_vector(signed(v2)/2+signed(v1)/2);
 --end if;
 --if counter(9 downto 0) = "0000000010" then
--  v3 <= 
std_logic_vector(signed(v3)/2+signed(v2)/2);
 --end if;
 --if counter(8 downto 0) = "000000001" then
--  v4 <= 
std_logic_vector(signed(v4)/2+signed(v3)/2);
 --end if;
 --if counter(7 downto 0) = "00000000" then
--  v5 <= 
std_logic_vector(signed(v5)/2+signed(v4)/2);
 --end if;
 
 end if;
end if;
end process;
end behavioral;
Feedback component:
-- declaration of libraries 
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library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
-- interface
entity Feedback_Single is
    Port (
     clk      : in   std_logic;
        reset    : in   std_logic;   -- general reset
        inhibit   : in   std_logic;   -- connected to 
enable driven by labview
        write_enable   : in   std_logic;   
     u       : in   std_logic_vector (15 downto 
0); --input from sensor
        y       : out  std_logic_vector (15 downto 0); -- 
output for piezo
     device    : in   std_logic_vector (15 downto 0); -- if it is 
= 1 so the memory is writable
      
        address  : in   std_logic_vector (31 downto 0); -- 
memory address (from Labview)
        data_in  : in   std_logic_vector (31 downto 0);-- 
data to write (from Labview)
        data_out : out  std_logic_vector (31 downto 0) -- 
samples before smoothing filtering
        );
end Feedback_Single;
architecture Behavioral of Feedback_Single is
--Xilinx memory component
component dualportmemory_4k_x_16 is
port
(
clk : in std_logic;
reset : in std_logic;
enable : in std_logic;
write_enable : in std_logic;
address_a : in std_logic_vector(12 downto 0);
address_b : in std_logic_vector(12 downto 0);
data_in : in std_logic_vector(15 downto 0);
dout_a : out std_logic_vector(15 downto 0);
dout_b : out std_logic_vector(15 downto 0)
);
end component;
-- signal to comunicate between blocks 
signal counter : unsigned (27 downto 0);
signal out_fir    : std_logic_vector (15 downto 0);
signal dout0 : std_logic_vector(31 downto 0);
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signal dout8 : std_logic_vector(31 downto 0);
signal data_enable : std_logic;
signal input_address : std_logic_vector(12 downto 0);
signal sample_address : std_logic_vector(12 downto 0);
signal coefficient_address : std_logic_vector(12 downto 0);
signal accumulator    : std_logic_vector(31 downto 0);
signal coefficient    : std_logic_vector(15 downto 0);
signal data_sample    : std_logic_vector(15 downto 0);
signal v1 : std_logic_vector(15 downto 0);
signal v2 : std_logic_vector(15 downto 0);
signal v3 : std_logic_vector(15downto0);
signal v4 : std_logic_vector(15 downto 0);
signal v5 : std_logic_vector(15 downto 0);
signal v6 : std_logic_vector(15 downto 0); 
signal v7 : std_logic_vector(15 downto 0);
signal we             : std_logic;
begin
-- FIR Filter coefficients
feedback_memory: dualportmemory_4k_x_16
port map
(
clk => clk,
reset => reset,
enable => inhibit,
write_enable => we,
address_a => address(12 downto 0),
address_b => coefficient_address,
data_in=> data_in(31 downto 16),
dout_a=> dout0(31 downto 16),
dout_b => coefficient
);
-- Data shift register memory (samples of signal from sensor)
data_memory: dualportmemory_4k_x_16
port map
(
clk => clk,
reset => reset,
enable => data_enable,
write_enable => data_enable,
address_a => input_address,
address_b => sample_address,
data_in=> u,
dout_a=> dout8(31 downto 16),
dout_b => data_sample
);
107
process (clk,reset)
begin
-- Initialize the signals on reset
if reset = '1' then
counter <= (others => '0');
data_enable <= '0';
input_address <= (others=>'0');
coefficient_address <= (others=>'0');
sample_address <= (others=>'0');
accumulator <= (others=>'0');
v1 <= (others => '0');
v2 <= (others => '0');
v3 <= (others => '0');
v4 <= (others => '0');
v5 <= (others => '0');
v6 <= (others => '0');
v7 <= (others => '0');
-- Increment the counter each clock cycle and set the address for 
the next FIR filter coefficient
elsif clk = '1' and clk'event then
 counter <= counter+1;
 
 -- Filter the input signal 
 -- it implements a discret convolution between taps and 
input signal. 
 -- and it resize and divide the output for avoid wrapping 
of the signal.
 case coefficient_address(11 downto 0) is
     when  "111111111111" =>
  input_address(12 downto 0) <= 
std_logic_vector(counter(24 downto 12));
       sample_address(12 downto 0) <= 
std_logic_vector(counter(24 downto 12));
        coefficient_address(12 downto 0) <= (others => '0');
  data_enable <= '1';
  out_fir <= accumulator(31 downto 16);
  
 when "000000000000" =>
    coefficient_address(12 downto 0) <= 
std_logic_vector(unsigned(coefficient_address(12 downto 0))+1);
   sample_address(12 downto 0) <= 
std_logic_vector(unsigned(sample_address(12 downto 0))-1);
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        data_enable <= '0';
  accumulator <= 
std_logic_vector(resize(shift_right(signed(data_sample)*signed(coeffici
ent),6),32));  
    
 when others => 
 
   coefficient_address(12 downto 0) <= 
std_logic_vector(unsigned(coefficient_address(12 downto 0))+1);
   sample_address(12 downto 0) <= 
std_logic_vector(unsigned(sample_address(12 downto 0))-1);
        data_enable <= '0';
  accumulator <= std_logic_vector(signed(accumulator)
+resize(shift_right(signed(data_sample)*signed(coefficient),6),32));
     
 end case;
 
we <= write_enable and device(0);
-- output smoothing filter  
if counter(13 downto 0) = "00000000000110" then
  v1 <= 
std_logic_vector(signed(v1)/2+signed(out_fir)/2);
   end if;
 if counter(12 downto 0) = "0000000000101" then
  v2 <= 
std_logic_vector(signed(v2)/2+signed(v1)/2);
 end if;
 if counter(11 downto 0) = "000000000100" then
  v3 <= 
std_logic_vector(signed(v3)/2+signed(v2)/2);
            end if;
 if counter(10 downto 0) = "00000000011" then
  v4 <= 
std_logic_vector(signed(v4)/2+signed(v3)/2);
end if;
 if counter(9 downto 0) = "0000000010" then
  v5 <= 
std_logic_vector(signed(v5)/2+signed(v4)/2);
 end if;
 if counter(8 downto 0) = "000000001" then
 v6 <= 
std_logic_vector(signed(v6)/2+signed(v5)/2);
 end if;
 if counter(7 downto 0) = "00000000" then
 v7 <= 
std_logic_vector(signed(v7)/2+signed(v6)/2);
 end if;
-- it send the output of smoothing filter to the piezo 
output    
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   y <= v7;
end if;
end process;
-- sample before smoothing filtering
data_out <= dout0 when device = X"0001" else (others => 'Z');
end behavioral;
Enable generator:
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity enablegen is 
port(
clk : in std_logic;
enable: in std_logic;
input: in std_logic_vector (3 downto 0);
output: out std_logic_vector (7 downto 0));
end enablegen;
architecture archi of enablegen is
begin
process (clk,enable)
 begin
   if enable = '1' then 
 if clk = '1' and clk'event then  
 if input = "0000" or input = "0001" then output <= 
"00000001"; end if;
 if input = "0010" or input = "0011" then output <= 
"00000010"; end if;
if input = "0100" or input = "0101" then output <= 
"00000100"; end if;  
if input = "0110" or input = "0111" then output <= 
"00001000"; end if;
if input = "1000" or input = "1001" then output <= 
"00010000"; end if;
if input = "1010" or input = "1011" then output <= 
"00100000"; end if;
if input = "1100" or input = "1101" then output <= 
"01000000"; end if;
if input = "1110" or input = "1111" then output <= 
"10000000"; end if;
   end if;
else 
    output <= "00000000";
end if;
  end process;
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end archi;
UCF FILE:
NET "astb"  LOC = "V14"  ;
NET "dstb"  LOC = "U14"  ;
NET "clk"  LOC = "B8"  ;
NET "pdb<0>" LOC= "R14"; 
NET "pdb<1>" LOC= "R13"; 
NET "pdb<2>" LOC= "P13"; 
NET "pdb<3>" LOC= "T12"; 
NET "pdb<4>" LOC= "N11"; 
NET "pdb<5>" LOC= "R11"; 
NET "pdb<6>" LOC= "P10"; 
NET "pdb<7>" LOC= "R10"; 
NET "Cwait"  LOC = "N9"  ;
NET "CrgBtn<0>"  LOC = "B18"  ;
NET "CrgBtn<1>"  LOC = "D18"  ;
NET "CrgBtn<2>"  LOC = "E18"  ;
NET "CrgBtn<3>"  LOC = "H13"  ;
NET "CrgLed<0>" LOC= "J14";
NET "CrgLed<1>" LOC= "J15";
NET "CrgLed<2>" LOC= "K15";
NET "CrgLed<3>" LOC= "K14";
NET "CrgLed<4>" LOC= "E16"; 
NET "CrgLed<5>" LOC= "P16"; 
NET "CrgLed<6>" LOC= "E4"; 
NET "CrgLed<7>" LOC= "P4"; 
NET "CrgSwt<0>" LOC= "G18";
NET "CrgSwt<1>" LOC= "H18";
NET "CrgSwt<2>" LOC= "K18";
NET "CrgSwt<3>" LOC= "K17";
NET "CrgSwt<4>" LOC= "L14";
NET "CrgSwt<5>" LOC= "L13"; 
NET "CrgSwt<6>" LOC= "N17"; 
NET "CrgSwt<7>" LOC= "R17"; 
NET "Cwrite"  LOC = "V16"  ;
NET "trigger<0>"  LOC = "M13"  ;
NET "trigger_out<0>"  LOC = "R18"  ;
NET "D1"  LOC = "J16"  ;
NET "Nsync"  LOC = "G15"  ;
NET "clock_out"  LOC = "H16"  ;
C++ 
This code is used to send one single byte in a specified register in the FPGA. 
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#include "stdafx.h"
/**********************************************************************
/* ------------------------------------------------------------ */
/* Include File Definitions     */
/* ------------------------------------------------------------ */
#include <mywr.h>
#include <windows.h>
#include <stdio.h>
#include "gendefs.h"
#include <stdlib.h>
#include "dpcdefs.h" /* holds error codes and data types for dpcutil 
#include "dpcutil.h" /* holds declaration of DPCUTIL API calls
/* ------------------------------------------------------------ */
/*  Definitions     */
/* ------------------------------------------------------------ */
/* The following variables hold flags and parameters from the command
** line.
*/
BOOL fDefDvc;
char szFirstParam[cchShortString+1];
char szSecondParam[MAX_PATH+1];
char szDefDvc[cchShortString+1];
/* ------------------------------------------------------------ */
/* Forward Declarations     */
/* ------------------------------------------------------------ */
static BOOL FInit();
static void DoPutReg();
/* ------------------------------------------------------------ */
__declspec(dllexport) void
Mywr(char *address[cchShortString+1], char * data[MAX_PATH+1]) {
int idStatus = 0;
/* initialize application
*/
if (!FInit()) {
printf("An error occured while initializing the 
applicati\n");
idStatus = 1;
goto lExit;
}
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strcpy(szFirstParam, address);
strcpy(szSecondParam, data);
if (fDefDvc) {
DoPutReg(); /* Send single byte to register */
}
lExit:
return;
}
/* ------------------------------------------------------------ */
/*** FInit
**
** Synopsis
** void FInit()
**
** Input:
**
** Output:
** none
**
** Errors:
** none
**
** Description:
** Initialize application local variables.
**
*/
static BOOL
FInit() {
ERC erc;
int idDvc;
/* DPCUTIL API CALL : DpcInit
*/
if (!DpcInit(&erc)) {
return fFalse;
}
/* DPCUTIL API CALL : DvmgGetDefaultDev
*/
idDvc = DvmgGetDefaultDev(&erc);
if (idDvc == -1) {
printf("No default device\n");
fDefDvc = fFalse;
113
return fTrue;
}
else {
fDefDvc = fTrue;
/* DPCUTIL API CALL : DvmgGetDevName
*/
DvmgGetDevName(idDvc, szDefDvc, &erc);
strcpy(szDefDvc, szDefDvc);
return fTrue;
}
}
/* ------------------------------------------------------------ */
/*** DoPutReg
**
** Synopsis
** void DoPutReg()
**
** Input:
** none
**
** Output:
** none
**
** Errors:
** none
**
** Description:
** Sends a byte to a specified register
**
*/
static void
DoPutReg() {
BYTE idReg;
BYTE idData;
char * szStop;
ERC erc;
HANDLE hif;
TRID trid;
idReg = (BYTE) strtol(szFirstParam, &szStop, 10);
idData = (BYTE) strtol(szSecondParam, &szStop, 10);
/* DPCUTIL API CALL : DpcOpenData
* notice the last parameter is a TRID address.  This is a 
non-blocking call
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*/
if (!DpcOpenData(&hif, szDefDvc, &erc, &trid)) {
printf("DpcOpenData failed.\n");
goto lFail;
}
/* we must wait for the transaction to be completed before moving 
on */
if (!DpcWaitForTransaction(hif, trid, &erc)) {
DpcCloseData(hif, &erc);
printf("DpcOpenData failed.\n");
goto lFail;
}
/* DPCUTIL API CALL : DpcGetReg
*/
if (!DpcPutReg(hif, idReg, idData, &erc, NULL)) {
DpcCloseData(hif,&erc);
printf("DpcGetReg failed.\n");
goto lFail;
}
/* DPCUTIL API CALL : DpcGetFirstError
*/
erc = DpcGetFirstError(hif);
if (erc == ercNoError) {
/* DPCUTIL API CALL : DpcCloseData
*/
DpcCloseData(hif, &erc);
/*printf("Complete!  Register set.\n");*/
}
else{
/* DPCUTIL API CALL : DpcCloseData
*/
DpcCloseData(hif, &erc);
printf("An error occured while setting the register.\n", 
idData);
}
lFail:
return;
}
The program which sends more than one byte  in a single register  is  missed 
because it is the same of the previous one, it just use a different command of the 
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dynamic  library  provided  by  DIGILENT  inc.  Both  the  programs  have  been 
imported in LabView. 
All the details about the dll and the declarations can be found in the websites 
www.digilentinc.com.
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CONCLUSIONS AND FUTURE DEVELOPMENTS
 
The most important result of this thesis is that we found  that it is possible  to cut  
the  costs  using  cheaper  boards  and  that  both  the  solutions,  NI  sbRIO  and 
Nexys2  +  Fanless  board  can  be  used  to  work  on  the  real  system;  the  first 
solution  is  better  for  fast  testing,  the  last  one  is  better  for  the  future  real 
accelerator which will have thousands of cavities then it will decrease a lot the 
costs. 
The use of  LabView resulted to  be a key part  because it  makes the signals 
handling and the Matlab models importing very simple to do thanks to mathscript 
box which is very useful to make any change for any new test or new idea. The 
FPGA part for both the system is less flexible, especially for the Nexys2 where 
everything is handled through low level  VHDL. Any change implies to rewrite 
VHDL code. In order to make this part more flexible the code can be written 
using generic style (It has been done partially in this version, because the final 
target wasn't to have a complete system but only to understand if the work can 
be achieved using cheaper boards). 
The Lorentz force detuning compensation had a very good result. It gave a good 
start for all the tests necessary to study the cavities and their response to Piezo  
pulse.  Before  the  compensation  the  detuning  was  about  400  Hz,  after  the 
compensation  it  is  less  than 25 Hz.  This  residual  part  of  detuning  is  due to 
microphonics vibration noise. 
Another important thing is that has been understood is that the samples can be 
sent very quickly into the FPGA memory in both solutions and with this new kind 
of  cavity  and  new  tuner,  the  mechanical  response  is  fast  enough  to  try  to 
compensate LF and michophonics both with the same feedback system. It would 
be an interesting future development for this system.  
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A future development will be to test also the FIR filter on a real cavity, and try to 
figure out how big is the gain on the detuning compensation. This test may imply 
to change the type of digital filter or improve its features in order to make the 
closed loop more stable and then make the gain higher, but the target of this 
thesis was to be able to get the system started and it is achieved. 
Another important enhancement of the system will be to make the boards able to 
communicate through AcNET; the only one thing tried about this part is to try to 
compile the old Labview interfacing program on the sbRIO and it had a good 
result. 
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